NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

(NASA-CR-162916) MIL-M-38510/470 TEST VECTORS: FAULT DETECTION EFFICIENCY MEASUREMENT VIA HARDWARE FAULT SIMULATION Pinal Report, Nov. 1979 - Mar. 1980 (Timoc International Co.) 67 p ac A04/MF A01 N80-21037

Unclas G3/60 46744

MIL-M-38510/470 TEST VECTORS: FAULT
DETECTION EFFICIENCY MEASUREMENT VIA
HARDWARE FAULT SIMULATION

FINAL REPORT

BY

Constantin C. Timoc Timoc International Company 463 Richmond Road Flintridge, CA. 91011

March 10, 1980

Contract No. 955502

"This work was performed for the Jet Propulsion Labotatory, California Institute of Technology sponsored by the National Aeronautics and Space Administration under Contract NAS7-100."



PREFACE

The work described in this report was performed by Timoc International Co. during the period between November 1979 and March 1980. The work was performed for JPL under contract number 955502. Messrs. C.M. Hess and R.W. Scott from JPL LSI Parts Group provided technical direction and engineering management.

ABSTRACT

The overall objective of this program is to provide the means for testing microprocessors so as to assure nearly fault-free operation. A more specific objective is to measure the stuck fault detection efficiency of the test vectors developed by JPL/Hughes for the MIL-M-38510/470 NASA.

A hardware stuck fault simulator for the 1802 microprocessor was implemented and the stuck fault detection efficiency of the test vectors developed by JPL/ Hughes for the MIL-M-38510/470 NASA were measured in three phases as follows:

- Phase 1. Build a breadboard system to perform the fault-free function of the 1802.
- Phase 2. Add fault simulation capabilities to the fault-free breadboard.
- Phase 3. Measure the stuck fault detection efficiency of the test vectors

A total of 874 faults were injected into the combinatorial and sequencial parts of the RCA 1802 microprocessor and it was found that 39 stuck faults were not detected. Therefore, the measured stuck fault detection efficiency of the MIL-M-38510/470 NASA is 95%. Since the 39 undetected faults can create catastrophic errors in equipment designed for high reliability applications, it is recommended that the MIL-M-38510/470 NASA be enhanced with additional test vectors so as to achieve 100% stuck fault detection efficiency.

TABLE OF CONTENTS

		Page
1.	INTRODUCTION	1
2.	TECHNICAL DISCUSSION	3
	2.1 Hardware Fault Simulation	3
	2.2 Hardware Fault Simulator for the RCA 1802 Microprocessor	3
	2.3 Fault Simulation Results	- -
3.	CONCLUSIONS	14
4.	RECOMMENDATIONS	16
5.	NEW TECHNOLOGY	17
6.	REFERENCES	18
7.	SUPPORTING DATA	19

1. INTRODUCTION

Fault detection in microprocessors can be accomplished by manually or automatically developed test vectors. An optimum set of test vector should detect 100% of all faults with a minimum number of vectors. In order to measure the fault detection efficiency of a test set (i.e., percent of faults detected) it is necessary to perform fault simulation of the microprocessor.

Automatic fault simulation can be accomplished either by software or hardware. One of the major problems with state-of-the-art software fault simulators is their relatively low speed. If we compare the speed of the software fault simulators to the actual speed of a microprocessor we will find software fault simulation approximately 10^5 to 10^{10} times slower than the real microprocessor. It is not unusual to expect in excess of 100 hours of continuous fault simulation on a large main frame computer, assuming a test program consisting of 100,000 test vectors.

Fault simulation can also be implemented into hardware [References 1 and 2]. Stuck faults at the inputs and outputs of logical gates can be injected by means of special circuitry. The hardware fault simulator for the RCA 1802 microprocessor reported herein was developed to measure the fault detection efficiency of the MIL-M-38510-470 test vectors. Practical results show that a hardware fault simulator can be approximately two orders of magnitude more cost effective than software fault simulators.

A hardware fault simulator for a microprocessor component can be implemented in two phases. First, a breadboard of the microprocessor is built from the gate level logic diagram of the component. Since the local memory and registers can be thoroughly tested without any requirements for fault simulation, no provision for fault injection should be made for said memory and registers. The remaining logic is implemented with elementary gates and latches. Next, using additional circuits to inject faults at the pins of these chips we can actually inject faults at the inputs and outputs of elementary gates and latches.

Assuming a set of test vectors developed to test a microprocessor, the fault detection efficiency of the test vectors can be measured with a hardware fault simulator connected to a VLSI tester. With the fault simulator plugged

into the tester head, a fault is injected into the hardware fault simulator and the entire test set is being applied to the fault simulator that looks as if it were just another bad chip. The fault detection efficiency of the test set is calculated by dividing the number of faults detected by the total number of faults simulated.

2. TECHNICAL DISCUSSION

2.1 Hardware Fault Simulation

A hardware fault simulator for an AND gate with primary inputs X1 and X2, is shown in Fig. 1. The only faults necessary to be injected are input X1 stuckat-one (X1-1), input X2 stuck-at-one (X2-1), and input X1 or X2 stuck-at-zero (X1-0, X2-0). The circuit shown in Fig. 1 is capable of simulating a good two-input AND gate and any of the single stuck faults associated with an AND gate as follows.

To simulate the behavior of a good two-input AND gate the serial-in and parallel-out shift register should contain all "O"s in its three shift register latches (SRL1 through SRL3). To simulate X1-1 (Z-1, a "1" is stored in SRL1 and "O"s are stored in SRL2 and SRL3. As it can be seen a "1" from SRL1 will permanently force a stuck-at-one at input X1. In the same manner, X2-1, Z-0, and Z-1 can be simulated by shifting a "1" preceded and followed by "O"s. The fault simulator shown in Fig. 1 requires an SRL and a two-input OR or NOR gate for each fault injector. Moreover, the signal from X1 to Z and X2 to Z is delayed by one and two gates, respectively, in addition to the original AND gate.

It is worth noting that the fault simulator depicted in Fig. 1 is capable of simulating single and multiple stuck faults by storing the appropriate logic values in the shift register.

2.2 Hardware Fault Simulator for the RCA 1802

The implementation of a hardware fault simulator for a commercially available microprocessor is described next. A block diagram of the RCA 1802 microprocessor is shown in Fig. 2, comprising four major parts

- (a) Timing unit.
- (b) Control unit.
- (c) Execution (E) unit.
- (d) Instruction (I) unit.

The implementation into hardware of the fault simulator for the RCA 1802 microprocessor and the measurement of fault detection efficiency of the test vectors was accomplished in three phases as follows:




Fig. 1. Hardware Fault Simulator For an AND Gate




Fig. 2. RCA 1802 Microprocessor Block Diagram

Phase 1

The objective of this phase was to build a breadboard system that performs the fault-free function of the RCA 1802. Each subsystem (e.g., shift register, decoder, etc.) will be implemented on a wire-wrap board using standard CMOS chips. The fault simulation capability was not provided in this phase in order to simplify the implementation of a correct fault-free system. Each wirewrap board was tested separately to ensure that it perform its specified function. (Functional testing of each board is possible because of the known simple function that each board must perform.) The fault-free breadboard was tested on the COSMAC development system. Complete testing of the fault-free board was

accomplished with an LSI tester. The registers and the register array are implemented with MSI CMOS chips while the rest of the microprocessor logic is implemented using only SSI chips (i.e., simple gates and D-latches).

The registers and the register array were tested by using a GALPAT set of vectors. Therefore, no stuck faults were simulated for the registers and the register array. However, the function of the remaining part of the microprocessor is implemented with SSI chips that perform elementary logic functions and D-latches. Thus, by injecting single stuck faults at the pins of these chips we actually inject faults at the input and output of elementary gates and D-latches.

Phase 2

The objective of this phase was to add fault simulation capabilities to the fault-free breadboard built in Phase 1. This is being accomplished by replacing each elementary gate and latch chip by its corresponding fault injection module. Each fault injection module is implemented following the concept of hardware fault simulation described in Fig. 1. When all gates and latch chips were replaced by the appropriate fault injection modules, then the shift registers of the fault injection modules were cascaded, thus forming a long shift register. Therefore, by storing a "1" in the appropriate position of the shift register, a particular gate or latch input is selected and the appropriate stuck fault is simulated (Fig. 3).

The hardware fault simulator was first tested on the COSMAC development system. Complete testing of the fault simulator was accomplished with an LSI tester during the measurement of stuck fault detection efficiency of the test vectors.

The hardware fault simulator of the RCA 1802 microprocessor described above required approximately 800 standard commercially available chips. The number of fault injection points is 874.

Phase 3

The objective of this phase was to measure the stuck fault detection efficiency of the test vectors developed for MIL-M-38510/470 NASA.




Fig. 3. Hardware Fault Simulator for RCA 1802 Microprocessor

With the hardware fault simulator plugged into the test head of the LSI tester, the fault detection efficiency of the test vectors was measured as follows (Fig. 4):

A fault list with 874 faults that represents the total number of stuck faults in the 1802 was prepared first.

- Step 1: Select one fault from the fault list and simulate it by storing the appropriate pattern into the fault injection shift register.
- Step 2: Apply all test patterns to determine whether or not the fault simulated in Step 1 is detected. If the tester signals NOGO then the fault is detected, else is not detected.
- Step 3: Repeat steps 1 and 2 until all faults were simulated.
- Step 4: Calculate the fault detection efficiency by dividing the number of detected faults by the total number of faults in the fault list.

2.3 Fault Simulation Results

The hardware fault simulator for the RCA 1802 microprocessor is capable of automatically injecting a fault at the input and output of any gate of the combinatorial and sequential logic. Since the registers are tested with a specialized test set, no provisions were made to inject faults in the registers. A




Fig. 4. Measurement of MIL-M-38510/470 NASA Test Vectors Stuck Fault Detection Efficiency with a Commercial Tester and a Hardware Fault Simulator.

total of 874 necessary and sufficient single stuck faults were injected of which 29 were not detected (see Chapter 7, Supporting Data). Therefore, the stuck fault detection efficiency of the MIL-M-38510/470 NASA was measured at 95%. A detailed description of fault simulation results at unit level is presented in Table 1.

The Arithmetic and Logic Unit (ALU) is a combinatorial network that required a total of 130 faults to be injected. Since the ALU is commonly used in most of the microprocessor operations only 3 faults remained undetected. In other words, 95% of the faults were detected. Although the number of undetected faults is only 3, it is worth analyzing their impact on the function of the microprocessor

Table 1. Fault Simulation Summary

		····	, 	
UNIT	NUMBER OF FAULTS INJECTED	NUMBER OF FAULTS UNDECTED	PERCENT OF FAULTS DETECTED	UNDETECTED . FAULTS
ALU	130	3	97.6	683, 724, 729
INC/DEC	105	7	93.3	773, 782, 805, 808, 838, 823, 828
STATE LOGIC	63	4	93.6	63, 88, 91, 95
DECODER	311	12	96.1	149, 169, 190, 355, 384, 388 396, 426, 427, 441, 443, 454
SEQUENCER	181	12	93.3	459, 466, 489, 524, 525, 531, 558, 559, 565, 634, 635, 636
CONDITION TEST LOGIC TOTAL	84	1	98,8	139
TOTAL	874	39	95.5	

if a real chip would have passed final testing with at least one of these faults going undetected. Let us take for example fault 729 which is a stuck-at-zero at the input of a 8-input OR gate. A real chip with fault 729 would have had passed final testing unnoticed since the MIL-M-38510/470 NASA test vectors are not capable of detecting this fault. However such a "good" chip due to the presence of fault 729 would have taken a jump on condition accumulator equal zero even though the content of the accumulator was 2, thus non-zero. Specifically, the instructions affected would have been SHORT BRANCH IF D = 0 (BZ;32), LONG BRANCH IF D = 0 (LBZ;C2), and LONG SKIP IF D = 0 (LSZ;CE). Therefore, here is an example of one fault (i.e., 729) that can cause catastrophic errors in a system since it is not detected at final testing.

The incrementer/decrementer is a unit that increments or decrements the contents of the program counter, stack pointer, and data registers. The absolute number of undetected faults is 7 from 105 faults injected, yielding 93% of faults detected. At least 3 of the 7 undetected faults have catastrophic consequences should they exist on a real chip and thus passing unnoticed final testing. Any of the 3 catastrophic faults would make the RCA 1802 microprocessor fetch an instruction or data from a wrong address. For example, the undetected presence of fault 808 would cause an instruction or data to be fetched from the wrong hexadecimal address \$\psi 80\$ instead of the right address \$\psi \psi C\psi\$. Faults 805 and 838 would cause similar catastrophic errors.

The State Logic Unit is a sequential logic that together with the Decoder, the Sequencer and the Condition Test Logic form the Control Unit. The Static Logic determines one of the four possible major states of the microprocessor called S_0 , S_1 , S_2 , and S_3 . The microprocessor is forced to one of the four states by one of the following conditions: RESET, DMA, INTERRUPT, LOAD, and IDLE. A total of 63 faults were injected of which 4 are undetected yielding 93% of faults detected. Any one of these faults would cause catastrophic errors if it exited on a real chip. For example fault 88 would take the microprocessor from state S_1 (i.e., execute cycle) into the wrong state S_0 (i.e., fetch cycle) instead of state S_3 (i.e., interrupt cycle) for an appropriate sequence of requests. The remaining three faults have similar catastrophic effects.

The Decoder is a relatively large combinatorial network that decodes the operation code of each instruction. A total of 12 faults were found undetected from 311 injected resulting in 96% of faults detected. The existence of these

faults would affect the correct execution of a sequence of instructions. In other words, the presence of one of these faults would execute the correct sequence of instructions SETP, SAVE, RETURN as a faulty sequence SETP, SAVE, DISABLE. One possible fault that would cause a faulty behavior as described above would be fault 427.

The Sequencer faulty behavior would be analogous to that described above for the Decoder i.e., certain instruction sequences will be transformed by the faults into unwanted instruction sequences or meaningless sequences. Here again the percent of faults detected is 93% with a total number of 181 injected and 12 undetected.

The Condition Test Logic resulted in 99% faults detected with 84 injected and 1 undetected. Fault 139 would cause errors in the execution of SHORT BRANCH, instructions 34 through 37.

A frequency distribution of the detected faults is depicted in Fig. 5. On the horizontal axis are listed the pattern numbers while on the vertical axis is listed the frequency of occurrence of detected faults. One pattern contains approximately 1,000 vectors. Most of the faults are detected for the first time in pattern 1 while patterns 5 and 8 detect very few new faults. Since these results do not contain information about the faults detected in the register i' necessary to verify whether or not patterns 5 and 8 are directed toward testing the registers before deciding to eliminate them from the test set.

Another way of presenting the fault simulation results are in the form of a cumulative frequency distribution as shown in Fig. 6. More than 60% of the faults are detected in the first 2 patterns while patterns 3 through 9 detect only 15% new faults. Careful analysis of these results is required before a decision is made to compress the test vectors since some of the patterns that detect few stuck faults may be designed for testing the registers.

In summary, fault simulation results of the MIL-M-38510/470 NASA test vectors reveal that undetected faults can cause catastrophic system failures due to changes induced in single instructions, sequence of instructions, and addressing of instruction and data. Although the overall percent of faults detected appears quite high (i.e., 95%), the absolute number of undetected faults is also large (i.e., 39). Thus, to judge the quality of the test vectors only from the percent of faults detected point of view without consideration to the absolute number of faults, may lead to decisions with catastrophic consequences.





Fig. 5. Frequency Distribution of the Detected Faults. The number of detected faults is 835 and the total number of faults injected is 874.



4 4 - 5

Figure 6. Cumulative Frequency Distribution of <u>Detected</u> Faults. The number of detected faults is 835 and the total number of faults injected is 874.

3. CONCLUSIONS

The purpose of this project was two fold: (1) to perform a measurement of the stuck fault detection efficiency of the MIL-M-38510/470 NASA test vectors and (2) to demonstrate the feasibility of fault simulating a microprocessor in hardware and determine whether or not hardware fault simulation is costeffective.

Overall stuck fault detection efficiency of the MIL-M-38510/470 NASA test vectors is presently 95%, or in absolute numbers, 39 faults are undetected from 874 total necessary and sufficient single stuck faults simulated. It is shown in this report that although 95% faults detected may appear high, it is clearly insufficient for high reliability applications. The actual number that should also be used in characterizing the quality of test vectors is the absolute number of undetected faults. Most of the undetected faults would cause catastrophic system failures when present in a real chip. These failures affect single instructions, sequences of instructions, and absolute addresses of instructions and data.

Another benefit from the fault simulation described in this report is the possibility of reducing the number of vectors by eliminating those vectors that do not detect any new faults. It is shown that 65% of the faults are being detected in the first two patterns and only 15% of the new faults are being detected by the following five patterns. Therefore, the MIL-M-38510/470 NASA test vector may be compressed after a careful analysis so that compression does not have negative effect upon the detection of faults in the registers.

It has been shown that a fault simulator implemented entirely in hardware is feasible. The effort required to build the hardware fault simulator for the RCA 1802 is comparable to that of modeling the microprocessor for a software fault simulator. The verification and validation of the hardware fault simulator is much simpler than that of the software model since the logical behavior and structure in hardware form does not require any specialized and highly skilled people as it would be required for a software fault simulator. To operate the hardware fault simulator it is much simpler than to operate a software fault simulator. Moreover, the major advantage of the hardware fault simulator over its software counterpart is that a simulation run for all 874 faults takes one hour on a commercial LSI tester while a state-of-the-art software fault

simulator (e.g., D4-LASAR or TEGAS) would take in excess of 10 hours on a large computer. The availability and portability of the hardware fault simulator makes it convenient to use. Therefore, it is apparent from this work that hardware fault simulators are at least one order of magnitude and possible two orders of magnitude more cost-effective than software fault simulation.

4. RECOMMENDATIONS

In view of the intended applications for the RCA 1802 microprocessor the following improvements are recommended for the MIL-M-38510/470 NASA:

- (a) Enhance the test vector set so as 100% of the faults will be detected. Here, one has to consider that certain faults are undetectable by any vectors due to redundancies in the logic design. Therefore, the enhanced test vector set should detect 100% of the detectable faults.
- (b) Eliminate test vectors if upon analysis of the fault simulation results it is found that they do not detect any new faults in the logic and in the registers. The elimination process may not be required since the present vector set is only 14,000 vectors, however if the enhanced vector set exceeds approximately 100,000 vectors then the reduction may be cost-effective.

5. NEW TECHNOLOGY

The fault injection modules used to convert the breadboard into a fault simulator were invented and reduced to practice independently of the present contract [Reference 3]. The design of the fault injection modules is proprietary to Timoc International Company, and a patent application has been filed thereon. As stated in the proposal for this work, Timoc International Company has granted to JPL at the time of delivery of said fault injection modules a free and non-exclusive license for using the fault injection modules.

6. REFERENCES

- 1. Tsiang, S. H., and Ulrich, W., "Automatic Trouble Diagnosis of Complex Logic Circuits," The Bell Systems Technical Journal, Vol. XLI, No. 4, July, 1962.
- 2. Timoc, C. C., and Hess, L. M., "Fault Simulation: An Implementation into Hardware," 1979 Cherry Hill Test Conference, October, 1979.
- 3. Timoc, C. C., "Proposal for Hardware Fault Simulator for RCA 1802 Microprocessor," December, 1978.

7. SUPPORTING DATA

99:1-31

The following computer printout is being used as fault simulation data performed on the MIL-M-38510/470 NASA. On each line the fault number that was injected is listed as <fault number>. If the fault is recorded by the tester as PASSED that means that the fault is undetected and if it is listed as FAILED it was detected. The following 39 faults are undetected:

63, 88, 91, 95, 139, 149, 169, 190, 355, 384, 388, 396, 426, 441, 461, 443, 454, 459, 466, 489, 524, 525, 531, 558, 559, 565, 634, 635, 636, 683, 724, 729, 773, 782, 805, 808, 823, 828, 838.

Fault <0> means no faults injected or in other words this is a good machine.

رزر

CLOCK Pv.

1.67US

1802 HARDWARE FAULT SIMULATUR

FUNCTIONAL TO	EST CONDITIO	INS	
VCC		FREQUENCY	

5.00 V	5.00 V	300. KHZ	
<0> PASSED			
<1> FAILED I		AT VECTOR	12
FAILED PINS	: MKD		
<2> FAILED 1	N PATIERN B	AT VECTOR	55
FAILED PINS			
<pre><3> FATLED IO FAILED PINS</pre>			1.3
PATUEN PINS	; MAS MAZ M	10-17	
<4> FAILED I	N PATTERN B	AT VECTOR	1.3
FAILED PINS	: MA3 MA2 M	(HD)	
45. 51.575		han wasanan	
<pre><5> FAILED IL FAILED PINS</pre>		AT VECTOR	ธาช
PAIDEN PING	• ""		
<6> FAILED 1	N PATTERN O	AT VECTOR	12
FAILED PINS	: WKD		
ARN PARTER I	N. DADECAN, O.	AT UDATOD	2.0
7> FAILED 1 AILED PINS		41 VPLIGR	50
, , , , , , , , , , , , , , , , , , ,	•		
<8> FAILED 1		AT VECTOR	628
FAILED PINS	: MAO		
<9> FAILED I	a barreba u	አጥ ህድሮታበር	7.2
FAILED PINS		AT VECTOR	7.3
	•		
<10> FAILED			101
FAILED PINS	: MA2 MA1 M	1 A ()	
<11> FAILED	IN DATTERN 1	AT VECTOR	629
FAILED PINS		AT TECTOR	027
<12> FAILED		AT VECTOR	509
FAILED PINS	: MA2		
<13> FAILED	IN DATED NO.	አጥ ህዜሮቸጠው	101
FAILED PINS			101
	, ,,,,		
<14> FAILED		AT VECTOR	629
FAILED PINS	: MA2 MA1		
<15> FAILED	IN PATTERN 1	AT VECTOR	37
-FAILED PINS			٠,
<16> FATLED		AT VECTOR	934
FAILED PINS	: MA2 MA1		

<17> FAILED PINS	PATTERN MA2 MA1	1 AT VECTUR 4	85
<18> FAILED FAILED PINS		-	549
19> FAILED FAILED PINS		O AT VECTOR	34
<20> FAILED FAILED PINS			185
<21> FAILED FAILED PINS	PATTERN MA3 MA0	O AT VECTOR &	354
<22> FAILED FAILED PINS		O AT VECTOR	36
<23> FAILED PINS	PATTERN MRD	R AT VECTOR	37
<24> FAILED PINS		H AT VECTOR 6	18
<25> FAILED FINS	PATTERN MA3 MA2		55
<26> FAILED PINS		O AT VECTOR 1	12
<27> FAILED AILED PINS	PATTEKM MPD	H AT VECTOR 6	518
<28> FAILED FINS		O AT VECTOR :	3
<29> FAILED FAILED PINS		O AT VECTOR 1	1 1
<30> FAILED PINS		B AT VECTOR 6	517
<31> FAILED FAILED		B AT VECTOR 6	517
<32> FAIGED FAILED PINS		O AT VECTOR	3
<33> FAILED FAILED PINS		H AT VECTOR 5	55
<34> FAILED FAILED PINS		O AT VECTOR 1	188
<35> FAILED PINS		O AT VECTOR	124
FAILED PINS		O AT VECTOR :	380

 $egin{array}{l} ORIGINAL & PAGE & IS \ OF & QUALITY \end{array}$

<37> FAILED PINS		O AT VECTOR	60
<38> FAILED FAILED PINS		O AT VECTOR	38
FAILED PINS		A AT VECTOR	909
<40> FAILED FINS		O AT VECTOR	30
<41> FAILED FAILED PINS		1 AT VECTOR	101
<42> FAILED FAILED PINS		1 AT VECTOR	37
<43> FAILED FAILED PINS		1 AT VECTOR	549
<44> FAIGED FAILED PINS		O AT VECTUR	934
<45> FAILED FAILED PINS		O AT VECTOR	854
<46> FAILED FAILED PINS			694
147> FAILED AILED PINS		1 AT VECTOR	797
<pre><4B> FAILED FAILED PINS</pre>		O AT VECTOR	854
<49> FAILED PINS		B AT VECTOR	63
<50> FAILED FINS		O AT VECTOR	38
<51> FAILED FAILED PINS		B AT VECTUR	480
<52> FAILED FAILED PINS		O AT VECTOR	12
<53> FAILED FAILED FAILED PINS		C AT VECTOR	418
<54> FAILED FAILED PINS		C AT VECTOR	452
<55> FAILED PINS		H AT VECTOR	584
<56> FAILED FAILED PINS		O AT VECTOR	12

ORIGINAL PAGE 15 OF POOR QUALITY

FATLED PINS : MRD

<119> FAILED IN PATTERN R AT VECTOR 71
FAILED PINS : MA3 MA2

120> FAILED IN PATTERN O AT VECTOR 12

<121> FAILED IN PATTERN 0 AT VECTOR 14
FAILED PINS : MA1 MA0

<122> FAILED IN PATTERN O AT VECTOR 356 FAILED PINS: MA3 MA1

<123> FAILED IN PATTERN B AT VECTOR 55 FAILED PINS : MA3 MA2

<124> FAILED IN PATTERN 0 AT VECTOR 428
FAILED PINS : MA3 MA2

<125> FAILED IN PATTERN C AT VECTOR 599
FAILED PLNS : MA3 MA2 MA1 MA0

<126> FAILED IN PATTERN 0 AT VECTOR 188
FAILED PINS : MA2 MA1

<127> FAILED 19 PATTERN 0 AT VECTOR 428
FAILED PINS : MA3 MA2

<178> FAILED IN PATTERN 0 AT VECTOR 124
"AILED PINS : MA3 MA2

<129> FAILED IN PAITERN 0 AT VECTOR 380
FAILED PINS : MA3 MA2 MA1

<130> FAILED IN PATTERN 0 AT VECTOR 252
FAILED PINS : MA3 MA2 MA1 MA0

<131> FAILED IN PATTERN O AT VECTOR 38 FAILED PINS: MAS MA2

<132> FAILED IN PATTERN 0 AT VECTOR 60
FAILED PINS : MA3 MA2 MA1

<133> FAILED IN PATTERN C AT VECTOR 543
FAILED PINS : MAO

<134> FAILED IN PATTERN 0 AT VECTOR 38 FAILED PINS: MA3 MA2

<135> FAILED IN PATTERN A AT VECTOR 909
FAILED PINS : MA1 MA0

<136> FAILED IN PATIERN 0 AT VECTOR 30 FAILED PINS: MAI MAO

137> FAILED IN PATTERN 1 AT VECTOR 629 FAILED PINS: MA2 MA1

<138> FAILED IN PATTERN O AT VECTOR 60

OF POOR QUALITY

3		*				
<57> FAILED FINS			С	AT	VECTOR	487
<58> FAILED FAILED PINS	1 N :		В	AT	VECTOR	55
59> FAILED PINS		-	O	ΤA	VECTOR	12
<60> FAILED FAILED PINS			0	AΤ	VECTOR	38
<61> FAILED PINS			н	ΑT	VECTOR	584
<62> FAILED FAILED PINS			0	TA	VECTOR	12
<63> PASSED					•	
<64> FAILED FAILED PINS			н	AT	VECTOR	892
<65> FAILED FAILED PINS		· ·	В	ΥA	VECTOR	584
<66> FAILED FAILED PINS			0	A T	VECTOR	17
<67> FAIGED FAILED PINS			В	AΤ	VECTOR	618
-68> FAILED FAILED PINS					VECTOR	13
<69> FAILED FAILED PINS			С	AT	VECTOR	235
<70> FAILED FAILED PINS			0 ,	ΑТ.	VECTOR	47
<71> FAILED FAILED PINS		PATTERN G	0	ΑT	VECTOR	223
<72> FAILED FAILED PINS		PATTERN U	0	AT	VECTOR	223
<73> FAILED FAILED PINS			A	AΤ	VECTOR	869
<74> FAILED FAILED PINS			0	A ፓ	VECTUR	30
<75> FAILED FAILED PINS			A	ΑТ	VECTOR	909
76> FAILED AILED PINS	: ! N	PATTERN MAI MAO	0	AT	VECTOR	30
<77> FAILED	IN	PATTERN	1	ΑT	VECTOR	197

ORIGINAL PAGE IS OF POOR QUALITY

FAILED PINS	:	MA3			
<78> FAILED FINS			0 AT	VECTOR	124
79> FAILED ALLED PINS	I N	PATTERN MA3 MA2	O AT	VECTOR	380
<80> FAILED FAILED PINS				VECTOR	60
<81> FAILED PINS			O AT	VECTOR	3 H
<82> FAILED FAILED PINS				VECTOR	37
<83> FAILED FAILED PINS			0 AT	VECTOR	854
<84> FAILED PINS				VECTOR	101
<85> FAILED FAILED PINS				VECTOR	493
<86> FAILED FINS			OAT	VECTOR	854
<pre><87> FAILED TAILED PINS</pre>			0 A T	VECTOR	934
<88> PASSED					
<89> FAILED FAILED PINS			TA O	VECTOR	12
<90> FAILED PINS			B AT	VECTOR	584
<91> PASSED					
<92> FAILED FAILED PINS			T A B	VECTOR	79
<93> FAILED PINS			C AT	VECTOR	487
<94> FAILED FAILED				VECTOR	13
<95> PASSED					
<96> FAILED FAILED PINS			C AT	VECTOR	235
97> FAILED FINS			A A'T	VECTOR	933

<98> FAILED IN PATTERN 0 AT VECTOR 30

ORIGINAL PAGE IS OF POOR QUALITY

FAILED PINE 3 MAI MAO

<99> FAILED IN PATTERN 1 AT VECTOR 779
FAILED PINS : MA3 MA2 MA1

<100> FAILED IN PATTERN 0 AT VECTOR 124 ALLED PINS: MA3 MA2

<101> FAILED IN PATTERN 0 AT VECTOR 60
FAILED PINS : MA3 MA2 MA1

<102> FAILED IN PATTERN 0 AT VECTOR 38
FAILED PINS : MA3 MA2

<103> FAILED IN PATTERN 1 AT VECTUR 101
FAILED PINS : MA2 MA1 MA0

<104> FAILED IN PATTERN 0 AT VECTOR 854
FAILED PINS : MA3 MA0

<105> FAILED IN PATTERN 0 AT VECTOR 934
FAILED PINS : MA2 MA1

<106> FAILED IN PATTERN 0 AT VECTOR 60
FAILED PINS : MA3 MA2 MA1

<107> FAILED IN PATTERN 0 AT VECTOR 38
FAILED PINS : MA3 MA2

<108> FAILED IN PATIFFN 0 AT VECTOR 854
FAILED PINS : MA3 MA0

<109> FAILED IN PATTERN 0 AT VECTOR 60 FAILED PINS: MA3 MA2 MA1

<110> FAILED IN PATTERN 0 AT VECTOR 38 FAILED PINS: MA3 MA2

<111> FAILED IN PAITERN 0 AT VECTOR 150 FAILED PINS: MA2 MA0

<112> FAILED IN PATTERN B AT VECTOR 584 FAILED PINS: MAD

<113> FAILED IN PATTERN R AT VECTOR 55 FAILED PINS: MA3 MA2

<114> FAILED IN PATTERN 0 AT VECTOR 12 FAILED PINS: MRD

<115> FAILED IN PATTERN 0 AT VECTOP 12 FAILED PINS: MRD

<116> FAILED IN PATTERN B AT VECTOR 55 FAILED PINS: MA3 MA2 MRD

117> FAILED IN PATTERN O AT VECTOR 2

<118> FAILED IN PATTERN O AT VECTOR 12

FAILED PINS : MA3 MA2 MA1

<139> PASSED

2,1

	<	1	3	9	>	P	À	S	S	ED)																				
										ed S											N	0	A	Т	V	EC	21	O	R	ς	34
*	√₹ F	1	4 I	1 L	> E	F D	A P	I 1	し り	ED S	:	I	N	M	P A	A 3	T	T 4	F: A	R O	11	0	A	T	٧	EC	: T	٥.	R	ŧ	54
										ED S											N	0	A	T	٧	EC	ľ	'n	R	3	8
																						0 A 1		T	٧	FO	: 1	ں	ĸ	H	4
																						0 A 1		Ť	V	EC	27	'O	R	6	, n
										EU S											N	0	A	Т	٧	EC	7 'J	Ö.	h	3	8
																						() A 1		Т	٧	EC	T	.0	R	Ŗ	4
										EU S											٧	0	٨	T	V	EC	: Т	'n	H	1	50
										ED S							T	Ţ	Ļ	ĸ	N	Д	۵	7' -	٧	E(T	.Ü	{ }	7	39
	•	1	4	9	>	P	A	s	S	F.D																					
										ED S							T	T	F . 1	R:	N	0	A	Т	٧	EC	: T	'n	R	3	56
										ED S											4	A	Α	T	٧	EC	: T	ŋ	H	7	5.7
										ED S							T	T E	<u>:</u> 1	∂ i	vi	0	A	Т	٧	EC	; T	0	R	3	24
										ed S											٧	0	A	ľ	٧	EΟ	1.	υ	R	4	86
			-							ED S							Τ'	T	∑!	Ri	N	A	A	r	٧	EC	Т.	U	R	8	51
										en s											V	n	Ą	T.	V	ΕC	ΤΈ	ņ	ĸ	3	5 8
										ED S							Γ'	Τł	:1	۱ ۲	4	0	A	T'	٧	ЕC	T.	n	R	2	92
																								Т М Д		EC	Τ.	0	ĸ	3	56
										£D S							r.	Τŧ	31	≺r	N.	A ·	Ą	Т	V	EC	· r	0	H	7	39

<pre><159> FAILED IN PATTERN 0 AT VECTO FAILED PINS : MA2 MA1</pre>	R 484
<160> FAILED IN PATTERN O AT VECTO FAILED PINS : MAO	R 12
161> FAILED IN PATTERN O AT VECTO	IR 220
<162> FAILED IN PATTERN O AT VECTO FAILED PINS : MA3 MA1	IR 292
<pre><163> FAILED IN PATTERN 0 AT VECTO FAILED PINS : MA3 MA2 MA1 MA0 MRD</pre>	
<164> FAILED IN PATTERN O AT VECTO FAILED PINS : MRD	IR 220
<165> FAILED IN PATTERN O AT VECTO FAILED PINS: MA2 MAD)₽ 12
<166> FAILED IN PAITERN O AT VECTO FAILED PINS: MAI MAD	IR 36
<167> FAILED IN PATIERN 9 AT VECTO FAILED PINS: MED	IP 907
<168> FAILED IN PATTERN O AT VECTO FAILED PINS : ORD	ir 228
<169> PASSED	
<pre><170> FAILED IN PATTERN 0 AT VECTO FAILED FINS : MA3 MA2 MA1 MA0</pre>	1K 356
<171> FAILED IN PAITERN 5 AT VECTO FAILED PINS: 004)R 549
<172> FAILED IN PATTERN O AT VECTO	IR 12
<173> FAILED IN PATTERN O AT VECTO FAILED PINS : MAS MA2 MA1)R 54
<174> FAILED IN PATTERN B AT VECTO FAILED PINS: MAD	IP 584
<175> FAILED IN PATTERN 9 AT VECTO FAILED PINS: DU6 DU4 DO3 DO1	1F 653
<176> FAILED IN PATTERN A AT VECTO FAILED PINS: MA2 MA1)F 757
<177> FAILED IN PATTERN O AT VECTU	1R 84
FAILED PINS : MA3 MA2 MA1 MA0	

<179> FAILED IN PATTERN 3 AT VECTOR 501

ORIGINAL PAGE IS OF POOR QUALITY

FAILED PINS : MAO <180> FAILED IN PATTERN O AT VECTOR 102 FAILED PINS : MAO 181> FAILED IN PATTERN O AT VECTOR * * AILED PINS : MAU <182> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MAI MAD <183> FAILED IN PATTERN O AT VECTOR FAILED PINS: MA3 <184> FAILED IN PATTERN A AT VECTOR 787 FAILED PINS : MAD <185> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <186> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA2 MA1 <187> FAILED IN PATTERN 9 AT VECTOR 651 FAILED PINS : WRD

<188> FAILED IN PATTERN P AT VECTOR 584
FAILED FINS : *AO

<189> FAILED IN PATTERN 0 AT VECTOR 12
ALLED PINS : MRD

<190> PASSED

<191> FAILED IN PATTERN 9 AT VECTOR 653
FAILED PINS : DU6 D04 D03 D01

<192> FAILED IN PATTERN 0 AT VECTOR 84
FAILED PINS : MA3 MA2 MA1 MA0

<193> FAILED IN PATIENT 9 AT VECTOR 653
FAILED PINS: 006 004 003 001

<194> FAILED IN PARTERN 0 AT VECTOR 84
FAILED PINS : MAS MAS MAD MAD

<195> FAILED IN PATTERN 9 AT VECTOR 925
FAILED PINS : DO6 DO5 DO3 DO0

<196> FAILED IN PATTER® 0 AT VECTOR 92
FAILED PINS : MRD

<197> FAILED IN PATTERN 9 AT VECTOR 635 FAILED PINS: MRD

<198> FAILED IN PATTERN 9 AT VECTOP 643
ALLED PINS : MRD

<199> FAILED IN PATTERN O AT VECTOR 156 FAILED PINS: MRD

ORIGINAL PACE IN

7 t () = 1

<200> FAILED IN PATTERN 9 AT VECTOR 907
FAILED PINS: MRD

<201> FAILED IN PATTERN 0 AT VECTOR 68
"AILED PINS : MAO MRD

<202> FAILED IN PATTERN A AT VECTOR 365
FAILED PINS : MA3 MA0

<203> FAILED IN PATTERN 0 AT VECTOR 332
FAILED PINS : MRD

<204> FAILED IN PATIERN A AT VECTOR 891
FAILED PINS : MAO

<205> FAILED IN PATIEPN 0 AT VECTOR 36
FAILED PINS : MA3 MA2 MA0

<206> FAILED TH PATTERN 0 AT VECTOF 12
FAILED PINS : MA3 MA2 MA0

<207> FAILED IN PATTERN H AT VECTOR H92
FAILED PINS : MRD

<208> FAILED IN PATTERN 6 AT VECTOP 819
FAILED PINS : MRD

<209> FAILED IN PATIERN 6 AT VECTOR 563
FAILED PINS : MRD

210> FAILED IN PATIERN 9 AT VECTOR 635 FAILED PINS: MPD

<211> FAJUED IN PATTERN B AT VECTOR 806
FAILED PINS : MAG

<212> FAILED IN PATTERN 0 AT VECTOR 14
FAILED PINS : MA2 MA1

<213> FAILED IN PATTERN 4 AT VECTOR 53
FAILED PINS : MA3 MA2

<214> FAILED IN PATTERN 8 AT VECTOR 563
FAILED PINS : MA3 MA2 MA1 MA0

<215> FAILED IN PATTERN 6 AT VECTOR 587
FAILED PINS : MA3 MA2 MA1 MA0

<216> FAILED IN PATTERN 0 AT VECTUR 566
FAILED PINS : MA2 MA1

<217> FAILED IN PATTERN 0 AT VECTOR 12
FAILED PINS : MA3 MA1

>><218> FAILED IN PATTERN 6 AT VECTOR 579
ATLED PINS : MA3 MA2 MA1 MA0

<219> FAILED IN PATTERN 0 AT VECTOR 52
FAILED PINS : MAO

24

CHATGIAT, DAME, IN

																	0 M R				۷	EC	<u>.</u> T	Û	H	35	56
: 2 A													Т	F,	ĸ	N	3		Α 7	•	۷	ŧС	. T	n	R	.3	
: 2 : A													7'	F'	R	.1	0		ΓA		V	EC	· T	n	ĸ	20)
2 `A													T	F;	H	Ŋ	n		1' A		۷ı	EC	. T	{ } }	H	3!	6
. A													7	E	R	ħ,	Ô		ľΛ		۷۱	HC	1	Ol	R	21)
? A													T	۲,	B	14	0		ΓA		۷I	F.C	1	<i>i</i> 1 i	i a	97	2
2 A																14	0		ľ A	•	۷۱	E C	L	O I	H	! ا) fi
2 `A					-			-					Γ	E	H	N	.3		Α Ί	•	V	FC	. I.	1))	i)	3	
, A										-			1	Ł	К	V	0		Α 7	,	V	f (*	. I.	() [Ä.	94).
2 A													T	E	B	Ŋ	Ö		Α7	,	V۱	೮೧	Τ'	; (،	₹	7()
																	<u>3</u> ΜΔ			. 1	V I	r C	т	() }	∢	1,3	3
2 A													1,	E	ĸ	ļ	0		T A	' 1	V	E)C	1	(1)	₹	?2	? ਜੇ
2 A													1	Ł	R	lv.	h		ΔΙ	١	V ł	: C	T	U	4	56	3
2																l _V	3		Α Τ	. 1	VF	e C	Т	() F	·	1.3	Ì
2 A													ľ	E	H	N	9		ΓΑ	٠ ١	۷ŧ	·.C	Ŧ	(11	₹	2 4	3
																	1 4 A		ፓ 4	ī	V F	C	יר	(,) f	ş	46	7
	_	_				-											() A N						Ŧ	() F	3	49	2
2 A													Т	F.	K	iş	Q		γ Α	. 1	V Ł	€C	7	O F	₹	92	!
2 A										P.	A	r	T.	E:	R	٧	Ó		A T	1	v {	ΞC	Τ	በተ	۲.	27	3
2 A	-					_							Т	F.	H:	Ŋ	0	1	A 1	1	/ F	:C	T	O F	₹ .	29	2

< 2 A										7	F.	K	N		n	A	7	٧	E(C.	T	I) F	₹	2	0 9
< 2. A													N		ດ	A	7	V	E	C	T	O F	₹	1	2
< 2										T	F.	R	ıð		A	Δ	T	٧	E)(С	T'	ήF	₹	7	187
< 2 A															()	Ą	T	V	£. (C	Ī) [₹	1	4
< 2 - A										r	ł'	Н	ių		Δ	Λ	Т	ν	E) (3	11) F	?	ç	1
< 7 A										7	F,	H	ij		Q.	Δ	T	٧	F. (7	ľ	() }	₹	8	i 4 3
																	T MA			•	r	nj k	‹	3	158
			_														Մ() †			-	} () H	₹	7	65
																	Τ' Μ.Λ			-	ŗ	ÜΈ	?	H	(4
2 A															ი	A	ī	٧	F.C	-	' I' 1	a O	÷	1	24
2 A														ı	n	4	7	٧	FO	-	1	16	?	٤	6
: 2 A										Т	E	R	Ι¥	1	O	A	7	٧	F:(- !	۱٦) H	₹	Ó	52
2 A									ľ	Ţ	E:	K	;·J	•	n	Ą	T	٧	Fζ	7	T i) H	₹	3	156
-		-	_	-		_									9 D D		T	٧	FC	-	Γ(ЭF	}	6	53
2										Т	E:	Ь	la	(n	Д	T	٧	£, (7 /	T (Ή	2	1	2
: 2 `A										ፐ	ŧ;	ĸ	ij	i	0	Α	7	٧	F. (-	i () H	?	Q	2
: 2 : A													11	(n	Δ	r	۷	E:C	.	Ţí	ЭB	}	8	4
: 2 `A										7	E	ĸ	fy.		1	A	T	٧	E) (7	r	IJF	₹	4	43
'2 A										'Γ	E	R	Ŋ	•	0	A	T	٧	E: C	••••••••••••••••••••••••••••••••••••••	Γ() F	₹ .	2	20
: 2 `A										Τ	E	R	Ŋ	(0	Λ	T'	V	E.C	- /	Γ(7 (₹ .	9	2

<260> FAILED IN PATTERN O AT VECTOR 156 FAILED PINS : MRD _<261> FAILED IN PATTERN 3 AT VECTOR ILED PINS : MAO <262> FAILED IN PATTERN 6 AT VECTOR: FAILED PINS : MA2 MA1 MAO <263> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAO <264> FAILED IN PATTERN: 6. AT VECTOR FAILED PINS : MA2 MA1 MAD <265> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAU <266> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 <267> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA2 MA1 <268> FAILED IN PATTERN 5 AT VECTOR FAILED PINS : 004 <269> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD *~270> FAILED IN PAITERN O AT VECTOR FAILED PINS : MAO <271> FAILED IN PATIERN B AT VECTOR FAILED PINS : MAI MAO <272> FAILED IN PATTERN A AT VECTOR FAILED PINS : MAD <273> FAILED IN PATTERN 9 AT VECTOR FAILFD PINS : MAO <274> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <275> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <276> FAILED IN PATTERN 3 AT VECTOR FAILED PINS : MRD <277> FATLED IN PATTERN O AT VECTOR 332 FAILED PINS : MRD 278> FAILED IN PATTERN O AT VECTOR AILED PINS : MAO <279> FAILED IN PATTERN 3 AT VECTOR

FAILED PINS : MAO

ORIGINAL PAGE IS OF POOR QUALITY

5 7 3 **3 -** 2

<280> FAILED IN PATTERN O AT VECTOR 510 FAILED PINS : MA1 MAO <281> FAILED IN PATTERN 6 AT VECTOR Allen PINS : MRD <282> FAILED IN PATTERN 6 AT VECTOR 819 FAILED PINS : MRD <283> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA2 MA4 MAO MRD <284> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : DO7 DO6 DO5 DO4 DO3 DO1 <285> FAILED IN PATTERN 6 AT VECTOR 21 FAILED PINS : MAI MAO <286> FAILED IN PAITERN A AT VECTOR FAILED PINS : MAD <287> PAILED IN PAIRERN 9 AT VECTOR 907 FAILED PINS : MRD <288> FAILED IN PATTERN 5 AT VECTOR FAILED PINS : MRD <289> FAILED IN PATTERN 9 AT VECTOR 907 FAILED PINS : MRD 290> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : "RO <291> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <292> FAILED IN PATTERN O AT VECTOR 124 FAILED PINS : MA3 MA2 <293> FAILED IN PATTERN 3 AT VECTOR 13 FAILED PINS : MA2 MA1 MAD <294> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 <295> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <296> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 <297> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 298> FAILED IN PATTERN O AT VECTOR 220

. AILED PINS : MRD

FAILED PINS : MRD

<299> FAILED IN PATTERN O AT VECTOR

92

<300> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <301> FAILED IN PAITERN O AT VECTOR 380 TAILED PINS : MAS MAS MAS <302> FAILED IN PAITERN 6 AT VECTOR FAILED PINS: DO4 <303> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA2 MA1 <304> FAILED IN PATTERN O AT VECTOR 292 FAILED PINS : MRD <305> FAILED IN PATTERN 3 AT VECTOR FAILED PINS : MA3 MA2 <306> FAILED IN PATIERN C AT VECTOR 711 FAILED PINS : MA2 MA1 MA0 <307> FAILED IN PAITERN O AT VECTOR FAILED PINS : MA3 MA1 292 <308> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <309> FAILED IN PATTERN O AT VECTOR FAILED PINS : MPD \$\ild{\text{310}} FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <311> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA2 MA0 <312> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <313> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA2 <314> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : MA2 MA0 MRD <315> FAILED IN PATTERN O AT VECTOR 332 FAILED PINS : MRD <316> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 <317> FAILED IN PATTERN O AT VECTOR FAILED PINS : Q <318> FAILED IN PAITERN 9 AT VECTOR "AILED PINS : MA3 MA2 MA1 MAO <319> FAILED IN PATTERN 3 AT VECTOR 925

FAILED PINS : MAZ MAO

5 9 1 3 4 5

				4 5 4												A		4 7	•	٧	E	C	T	() (₹	3	65
				F #								1	E	Ж	N	0	1	4 T	,	٧	E	C '	Τ'	O I	÷	3	32
3				FA												Ą	i	T A	•	٧	E	C'	Т	O I	•	3	165
				r A P						A	T	T	Đ	R	N	0	,	4 T	,	۷	E	C.	1'1	Ωŀ	₹	2	23
																0 A 1						C '	ŗ.	ΠĮ	₹	3	15.8
																0 A 1						C.	r	O F	₹	ë	4
				F								T	E	K	N	Δ	1	\ T	•	ν	۱٦	C.	Т	UF	₹	1	25
				r P												Δ	į	3 T	1	٧	E	Ċ.,	r	() F	₹	7	57
																0 A 1						С,	1 (ijŀ	į	ρ	14
																Ω Α 1						С,	٢	ÛΗ	ł	3	15 H
																Ω Α 1									₹	4	92
_	_	-	-	P	 		-		-			Τ	E	ĸ	lų	0	ļ	T		V	೮	.	r) f	₹)	2
				P										R	N	()	Þ	T		V	E(. . 1	۲() H	?	?	n
				`Д Р								1.	F.	R	N	0	ħ	\ <u>1</u>		٧	E	-B (*	r () F	}	3	56
				A P								T	F,	K	N	()	Ē	T		٧	E		rı)F	}	1	2
				P								7	E	R	Ŋ	O	į	T		V	E(.; ·	Γí	٦ ٢	ł	3	
				P												A	F	T		۷	F. (ľ (ЭF	;	9	47
				A P											ĸ	0	Ē	T		ν	E'(7	r	115	?	3	U
																3 A ()		T		٧	E(3:	r) }	!	1	3
																O A 1					E	7	۲() F	?	1	2

| £. t | . 1 | L | F

 | D. | E | , 1 | lh
 | S | , | | •
 | • | M | A | 3 |)
 | N | ۱Ā | 2 | | M, | A () |)
 | • | · | ,,, | • | .,,, |
 | • | • |
|-----------------|---------------------------------------|----------
--
--
--
--
--	---	---------------------------	----------------------------
--	--	--	---
---	--	--	--
--	---	--	---
---	---	---	---
---	--		
•			

 | | | | |
 | | | |
 | | | | |
 | | | | | (| 0 | A
 | r | V | EC | T | OH | !
 | 3 | 5 6 |
| < 3 | | |

 | | | | |
 | | | |
 | | | | |
 | | | | | (| 9 | Α'
 | r | ν | ЕC | τ | αн | !
 | 8 | 85 |
| | | |

 | | | | | | |
 | | | |
 | | | | |
 | | | | | | |
 | r | ٧ | ВC | т | QΡ | ı
 | 3! | 56 |
| | | |

 | | | | | | |
 | | | |
 | | | | |
 | | | | | | |
 | | | EC | 'n | OR |
 | 9 (| 07 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | Τ | F. | R | Ŋ | Ç | 9 | A T
 | r | V | ĐC | 7 (| 0 P |
 | R | 43 |
| | | |

 | | | | | | |
 | | | |
 | | | | |
 | | | | | | |
 | , | ۷۱ | EC | ፓ፥ | Эĸ |
 | 46 | 57 |
| <3
FA | 4 | 7
Ն | >
E. I

 | F
) | A | J | L
 | t,
S | () | : | ī
 | Ŋ | ٧, | P
A | ۸
2 | T
 | T | F.
A | R
1 | Ñ
P | , <u>,</u> |)
() | 47
 | - | VΙ | EC | J, (| ΉR |
 | 8.5 | 5,3 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | ŗ | E | R | Ŋ | 6 | , | A I
 | • | ۲ | ?C | T | ЭR |
 | 54 | 7 |
| | | |

 | | | |
 | | | |
 | | | | A | T
 | Т | E | k | ij | ſ |) | ΑT
 | • | Vŧ | :C | Τ(| ን₽ |
 | 27 | ? 3 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | I, | E | R | N | A | l. | A 'T
 | | V (| (C | 'ሮ (|) K |
 | 77 | 7 1 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | ſ | E | R | N | A | \ | ΤA
 | • | Vi | ה
פי | ገ ን |)R |
 | 75 | 57 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | | | | N | C |) | Α'Γ
 | • | VF | TC: | T | ìR |
 | 35 | i R |
| | | |

 | | | |
 | | | |
 | | | | |].
 | 'I' | E | R | Ŋ | 4 | V | ΔT
 | | V F | C' | T |)R |
 | 78 | 37 |
| | | |

 | | | | | | |
 | | | |
 | | | | |
 | | | | | | |
 | | V E | :C' |] " (| ıR |
 | 51 | 0 |
| < 3 ' | 5 5 | 5 : | >

 | P | A | S | S
 | EI |) | | | | |
 | | | | |
 | | | | | | |
 | | | | | |
 | | |
| | | |

 | | | |
 | | | |
 | | | | | Τ
 | r | El | <i>ز</i> 3 | ٧ | Α | | ገ ል
 | , | V E | C' | rc | β |
 | 77 | 1 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | Τ | El | ? | 4 | 0 | ٠ : | ሊ ፓ
 | , | V F | :C1 | тc | 11 |
 | 3 3 | 2 |
| | | |

 | | | | |
 | | | |
 | | | | |
 | | | | 1 | n | | ТА
 | • | VE | C' | 1 . C | ìk |
 | 1 2 | |
| < 3 ' | 5 9 | ; | >

 | F' | A | I | L
 | F i |) | | T, f
 | N. | . (| , د | Α, | Τ΄
 | r | ٤I | ₹! | ij | 6 | | A 'T
 | , | V F | `C1 | TC |) fi |
 | 21 | |
| | C OF | | <341 <341 <341 <341 <341 <4343 <4344 <4341 <4341 <4341 <4341 <4341 <4341 <4341 <4341 <4341 <4341 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 <4351 </td <td><341> <341> <341> <342> <6342> <6343> <6344> <6344> <6341 <6341 <6341 <6341 <6341 <6351 <</td> <td><pre> <341> F</pre></td> <td><pre> <341> FA</pre></td> <td><pre><341> FAI Alled PI <342> FAI FAILED PI <343> FAI FAILED PI <344> FAI FAILED PI <346> FAI FAILED PI <346> FAI FAILED PI <347> FAI FAILED PI <348> FAI FAILED PI <348> FAI FAILED PI <348> FAI FAILED PI <351> FAI FAILED PI <351> FAI FAILED PI <351> FAI FAILED PI <355> FAI FAILED PI <355> FAI FAILED PI <355> PAS <355> PAS <356> FAI FAILED PI <357> FAI FAILED PI <357> FAI FAILED PI <358> FAI FAILED PI <3580 FAI FAILED PI <3680 FAI FAILED PI <4680 FAI FAILED PI <4</pre></td> <td><pre><341> FAIL AILED PIN <342> FAIL FAILED PIN <343> FAIL FAILED PIN <344> FAIL FAILED PIN <345> FAIL FAILED PIN <346> FAIL FAILED PIN <347> FAIL FAILED PIN <348> FAIL FAILED PIN <349> FAIL FAILED PIN <351> FAIL FAILED PIN <351> FAIL FAILED PIN <351> FAIL FAILED PIN <355> FAIL FAILED PIN <355> FAIL FAILED PIN <355> FAIL FAILED PIN <355> PASS <356> FAIL FAILED PIN <357> FAIL FAILED PIN <357> FAIL FAILED PIN <358> FAIL FAILED PIN <358> FAIL FAILED PIN <357> FAIL FAILED PIN <358> FAIL FAILED PIN <3580> FAIL FAIL FAILED PIN <3580> FAIL FAIL FAIL FAIL FAIL FAIL FAIL FAIL</pre></td> <td><pre><341> FAILE AILED PINS <342> FAILE FAILED PINS <343> FAILE FAILED PINS <344> FAILE FAILED PINS <346> FAILE FAILED PINS <346> FAILE FAILED PINS <347> FAILE FAILED PINS <348> FAILE FAILED PINS <349> FAILE FAILED PINS <349> FAILE FAILED PINS <351> FAILE FAILED PINS <351> FAILE FAILED PINS <351> FAILE FAILED PINS <355> FAILE FAILED PINS <355> FAILE FAILED PINS <355> PASSE <356> FAILE FAILED PINS <357> FAILE FAILED PINS <357> FAILE FAILED PINS <358> FAILE FAILED PINS <358> FAILE FAILED PINS <357> FAILE FAILED PINS <358> FAILE FAILED PINS <3580> FAILE FAILED FAILED PINS <3580> FAILE FAILE FAILED FAILE F</pre></td> <td><pre><341> FAILED AILED PINS <342> FAILED FAILED PINS <344> FAILED FAILED PINS <344> FAILED FAILED PINS <345> FAILED FAILED PINS <346> FAILED FAILED PINS <346> FAILED FAILED PINS <347> FAILED FAILED PINS <348> FAILED FAILED PINS <349> FAILED FAILED PINS <349> FAILED FAILED PINS <351> FAILED FAILED PINS <351> FAILED FAILED PINS <352> FAILED FAILED PINS <353> FAILED FAILED PINS <355> PASSED <356> FAILED FAILED PINS <357> FAILED FAILED PINS <357> FAILED FAILED PINS <358> PASSED <358> FAILED FAILED PINS <357> FAILED FAILED PINS <358> FAILED FAILED PINS <3580> FAILED FAILED FAILED PINS <3580> FAILED FAI</pre></td> <td><pre><341> FAILED AllED PINS: <342> FAILED FAILED PINS: <343> FAILED FAILED PINS: <344> FAILED FAILED PINS: <344> FAILED FAILED PINS: <346> FAILED FAILED PINS: <346> FAILED FAILED PINS: <347> FAILED FAILED PINS: <348> FAILED FAILED PINS: <349> FAILED FAILED PINS: <349> FAILED FAILED PINS: <351> FAILED FAILED PINS: <351> FAILED FAILED PINS: <352> FAILED FAILED PINS: <353> FAILED FAILED PINS: <355> PASSED <355> PASSED <356> FAILED FAILED PINS: <357> FAILED FAILED PINS: <357> FAILED FAILED PINS: <358> PASSED <358> FAILED FAILED PINS: <3580> FAILED FAILED PINS: <3580< FAILED FAILED PINS: <3580< FAILED FAILED PINS: <3580< FAILED FAILED FAILED PINS: <3580< FAILED FAILED FAILED PINS: <3580< FAILED FAI</pre></td> <td><pre><341> FAILED TAILED TAILED PINS : <342> FAILED TEALLED PINS : <343> FAILED TEALLED PINS : <344> FAILED PINS : <344> FAILED TEALLED PINS : <346> FAILED PINS : <346> FAILED TEALLED TEALLED PINS : <347> FAILED PINS : <348> FAILED TEALLED TEALLED PINS : <349> FAILED PINS : <349> FAILED TEALLED TEALLED PINS : <350> FAILED TEALLED TEALLED PINS : <351> FAILED PINS : <351> FAILED TEALLED TEALLED PINS : <352> FAILED TEALLED TEALLED TEALLED PINS : <353> FAILED TEALLED TEALLED TEALLED PINS : <355> PASSED <355> PASSED <355> PASSED <356> FAILED TEALLED PINS : <357> FAILED PINS : <358> FAILED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED TEALLED PINS : <358> FAILED TEALLED TEA</pre></td> <td><pre><341> FAILED IN AILED PINS: <342> FAILED IN FAILED PINS: <343> FAILED IN FAILED PINS: <344> FAILED IN FAILED PINS: <345> FAILED IN FAILED PINS: <346> FAILED IN FAILED PINS: <347> FAILED IN FAILED PINS: <348> FAILED IN FAILED PINS: <349> FAILED IN FAILED PINS: <349> FAILED IN FAILED PINS: <350> FAILED IN FAILED PINS: <351> FAILED IN FAILED PINS: <352> FAILED IN FAILED PINS: <353> FAILED IN FAILED PINS: <355> PASSED <356> FAILED IN FAILED PINS: <357> FAILED IN FAILED PINS: <357> FAILED IN FAILED PINS: <358> PASSED <358> FAILED IN FAILED PINS: <3580> FAILE</pre></td> <td><pre> <341> FAILED IN AILED PINS : M <342> FAILED IN FAILED PINS : M <343> FAILED IN FAILED PINS : M <344> FAILED IN FAILED PINS : M <345> FAILED IN FAILED PINS : M <346> FAILED IN FAILED PINS : M <347> FAILED IN FAILED PINS : M <348> FAILED IN FAILED PINS : M <349> FAILED IN FAILED PINS : M <349> FAILED IN FAILED PINS : M <350> FAILED IN FAILED PINS : M <351> FAILED IN FAILED PINS : M <352> FAILED IN FAILED PINS : M <353> FAILED IN FAILED PINS : M <355> PASSED <356> FAILED IN IN FAILED PINS : M <357> FAILED IN IN FAILED PINS : M <357> FAILED IN IN FAILED PINS : M <358> FAILED IN IN FAILED PINS : M</pre></td> <td><pre> <341> FAILED IN P AILED PINS : MA <342> FAILED IN P FAILED PINS : MA <343> FAILED IN P FAILED PINS : MA <344> FAILED IN P FAILED PINS : MA <345> FAILED IN P FAILED PINS : MA <346> FAILED IN P FAILED PINS : MA <346> FAILED IN P FAILED PINS : MA <347> FAILED IN P FAILED PINS : MA <348> FAILED IN P FAILED PINS : MA <349> FAILED IN P FAILED PINS : MA <349> FAILED IN P FAILED PINS : MA <351> FAILED IN P FAILED PINS : MA <351> FAILED IN P FAILED PINS : MA <352> FAILED IN P FAILED PINS : MA <355> FAILED IN P FAILED PINS : MA <355> PASSED <356> FAILED IN P FAILED PINS : MA <357> FAILED IN P FAILED PINS : MA <358> FAILED IN P FAILED PINS : MA <3580> FAILED IN P FAILED PINS : MA <3680> FAILED P FAILED P</pre></td> <td><pre> <341> FAILED IN PA A1LED PINS : MA3 <342> FAILED IN PA FAILED PINS : MA1 <343> FAILED IN PA FAILED PINS : MA3 <344> FAILED IN PA FAILED PINS : MA3 <344> FAILED IN PA FAILED PINS : MA3 <345> FAILED IN PA FAILED PINS : MA3 <346> FAILED IN PA FAILED PINS : MA2 <348> FAILED IN PA FAILED PINS : MA0 <349> FAILED IN PA FAILED PINS : MA0 <349> FAILED IN PA FAILED PINS : MA0 <350> FAILED IN PA FAILED PINS : MA0 <351> FAILED IN PA FAILED PINS : MA0 <351> FAILED IN PA FAILED PINS : MA0 <352> FAILED IN PA FAILED PINS : MA0 <354> FAILED IN PA FAILED PINS : MA0 <355> PASSED <356> FAILED IN PA FAILED PINS : MRD <357> FAILED IN PA FAILED PINS : MRD <358> FAILED IN PA FAILED PINS : MRD <3580 FAILED PINS : MRD <3680 FAILED PINS : MRD <3</pre></td> <td><pre> <341> FAILED IN PAT AILED PINS : MA3 <342> FAILED IN PAT FAILED PINS : MA1 <343> FAILED IN PAT FAILED PINS : MA3 <344> FAILED IN PAT FAILED PINS : MA3 <344> FAILED IN PAT FAILED PINS : MA3 <345> FAILED IN PAT FAILED PINS : MA3 <346> FAILED IN PAT FAILED PINS : MA3 <347> FAILED IN PAT FAILED PINS : MA0 <348> FAILED IN PAT FAILED PINS : MA0 <349> FAILED IN PAT FAILED PINS : MA0 <350> FAILED IN PAT FAILED PINS : MA0 <351> FAILED IN PAT FAILED PINS : MA0
<351> FAILED IN PAT FAILED PINS : MA0 <352> FAILED IN PAT FAILED PINS : MA2 <353> FAILED IN PAT FAILED PINS : MA0 <354> FAILED IN PAT FAILED PINS : MA3 <355> PASSED <356> FAILED IN PAT FAILED PINS : MRD <357> FAILED IN PAT FAILED PINS : MRD <358> FAILED IN PAT FAILED PINS : MRD <3580 FAILED IN PAT FAILED PINS : MRD <3581 FAILED IN PAT FAILED PINS : MRD <3582 FAILED IN PAT FAILED PINS : MRD <3583 FAILED IN PAT FAILED PINS : MRD <3584 FAILED IN PAT FAILED PINS : MRD <3585 FAILED IN PAT FAILED PINS : MRD <3586 FAILED IN PAT FAILED PINS : MRD <3587 FAILED IN PAT FAILED PINS : MRD <3588 FAILED IN PAT FAILED PINS : MRD <3588 FAILED IN PAT FAILED PINS : MRD <3588 FAILED IN PAT FAILED PINS : MRD</pre></td> <td><pre><341> FAILED IN PATT AllED PINS : MA3 M <342> FAILED IN PATT FAILED PINS : MA1 M <343> FAILED IN PATT FAILED PINS : MA3 M <344> FAILED IN PATT FAILED PINS : MA3 M <345> FAILED IN PATT FAILED PINS : MA3 M <346> FAILED IN PATT FAILED PINS : MA3 M <347> FAILED IN PATT FAILED PINS : MA2 M <348> FAILED IN PATT FAILED PINS : MA0 <349> FAILED IN PATT FAILED PINS : MA0 <349> FAILED IN PATT FAILED PINS : MA0 <350> FAILED IN PATT FAILED PINS : MA0 <351> FAILED IN PATT FAILED PINS : MA0 <355> FAILED IN PATT FAILED PINS : MA2 M <355> PASSED <356> FAILED IN PATT FAILED PINS : MA3 M <357> FAILED IN PATT FAILED PINS : MA3 M <358> FAILED IN PATT FAILED PINS : MRD <358> FAILED IN PATT FAILED PINS : MRD</pre></td> <td><pre> <341> FAILED IN PATTE AILED PINS : MA3 MA <342> FAILED IN PATTE FAILED PINS : MA1 MA <343> FAILED IN PATTE FAILED PINS : MA3 MA <344> FAILED IN PATTE FAILED PINS : MA3 MA <345> FAILED IN PATTE FAILED PINS : MA3 MA <346> FAILED IN PATTE FAILED PINS : MA3 MA <347> FAILED IN PATTE FAILED PINS : MA0 <348> FAILED IN PATTE FAILED PINS : MA0 <349> FAILED IN PATTE FAILED PINS : MA0 <3549> FAILED IN PATTE FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTE FAILED PINS : MA0 <357> FAILED IN PATTE FAILED PINS : MAD <358> FAILED IN PATTE FAILED PINS : MAD <3580 FAILED PINS : MAD <368</pre></td> <td><pre> <341> FAILED IN PATTER AILED PINS : MA3 MA1 <342> FAILED IN PATTER FAILED PINS : MA1 MA0 <343> FAILED IN PATTER FAILED PINS : MA3 MA1 <344> FAILED IN PATTER FAILED PINS : MA3 MA2 <345> FAILED IN PATTER FAILED PINS : MA3 MA1 <346> FAILED IN PATTER FAILED PINS : MA3 MA1 <347> FAILED IN PATTER FAILED PINS : MA2 MA1 <348> FAILED IN PATTER FAILED PINS : MA0 <348> FAILED IN PATTER FAILED PINS : MA0 <349> FAILED IN PATTER FAILED PINS : MRD <350> FAILED IN PATTER FAILED PINS : MA0 <351> FAILED IN PATTER FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTER FAILED PINS : MA3 MA2 <357> FAILED IN PATTER FAILED PINS : MAD <358> FAILED IN PATTER FAILED PINS : MA3 MA2 <358> FAILED IN PATTER FAILED PINS : MRD <358> FAILED IN PATTER FAILED PINS : MA3 MA1 </pre></td> <td><pre> <341> FAILED IN PATTERN ATTED PINS : MAS MAT <342> FAILED IN PATTERN FAILED PINS : MAT MAD <343> FAILED IN PATTERN FAILED PINS : MAS MAT <344> FAILED IN PATTERN FAILED IN PATTERN FAILED PINS : MAS MAZ <345> FAILED IN PATTERN FAILED PINS : MAS MAT <346> FAILED IN PATTERN FAILED PINS : MAS MAT <347> FAILED IN PATTERN FAILED PINS : MAZ MAT <348> FAILED IN PATTERN FAILED PINS : MAD <349> FAILED IN PATTERN FAILED PINS : MAD <350> FAILED IN PATTERN FAILED PINS : MAD <351> FAILED IN PATTERN FAILED PINS : MAD <352> FAILED IN PATTERN FAILED PINS : MAD <353> FAILED IN PATTERN FAILED PINS : MAD <355> FAILED IN PATTERN FAILED PINS : MAD <355> PASSED <356> FAILED IN PATTERN FAILED PINS : MAD <357> FAILED IN PATTERN FAILED PINS : MAD <358> PASSED <358> FAILED IN PATTERN FAILED PINS : MAD <358> FAILED PINS : MAD <358 FAILED PINS : MAD </pre></td> <td><pre> <341> FAILED IN PATTERN (</pre></td> <td><pre> <341> FAILED IN PATTERN 0 AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 FAILED PINS : MA3 MA2 MA1 <344> FAILED IN PATTERN 9 FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 1 FAILED PINS : MA2 MA1 MA0 <347> FAILED IN PATTERN 9 FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 5 FAILED PINS : MA0 <349> FAILED IN PATTERN A FAILED PINS : MA0 <3549> FAILED IN PATTERN A FAILED PINS : MA0 <355> FAILED IN PATTERN A FAILED PINS : MA0 <355> FAILED IN PATTERN A FAILED PINS : MA0 <355> FAILED IN PATTERN A FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A FAILED PINS : MA3 MA2 MA0 <357> FAILED IN PATTERN A FAILED PINS : MA3 MA2 MA0 <358> FAILED IN PATTERN A FAILED PINS : MA3 MA2 MA0 <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358 FAILED PINS : MAD <348 FAILED PINS : MAD *** *** *** *** *** *** ***</pre></td> <td>Alled PINS: MAS MAI (342) FAILED IN PATTERN 9 AT FAILED PINS: MAI MAO (343) FAILED IN PATTERN O AT FAILED PINS: MAS MAI MAO (344) FAILED IN PATTERN 9 AT FAILED PINS: MAS MAZ MAI AT FAILED PINS: MAS MAZ MAI AT FAILED PINS: MAS MAI MAO (346) FAILED IN PATTERN 9 AT FAILED PINS: MAS MAI MAO (347) FAILED IN PATTERN 9 AT FAILED PINS: MAO (348) FAILED IN PATTERN 0 AT FAILED PINS: MAO (349) FAILED IN PATTERN A AT FAILED PINS: MAO (351) FAILED IN PATTERN A AT FAILED PINS: MAO (352) FAILED IN PATTERN A AT FAILED PINS: MAO (353) FAILED IN PATTERN A AT FAILED PINS: MAO (354) FAILED IN PATTERN A AT FAILED PINS: MAO (355) FAILED IN PATTERN A AT FAILED PINS: MAO (355) PASSED (356) FAILED IN PATTERN A AT FAILED PINS: MAS MAZ MAO (357) FAILED IN PATTERN A AT FAILED PINS: MAS MAZ MAO (358) FAILED IN PATTERN A AT FAILED PINS: MRD (358) FAILED IN PATTERN O AT FAILED PINS: MRD (358) FAILED IN PATTERN O AT FAILED PINS: MRD</td> <td><pre> <341> FAILED IN PATTERN 0 AT</pre></td> <td><pre> <341> FAILED IN PATTERN 0 AT V Alled PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT V FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT V FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT V FAILED PINS : MA3 MA2 MA1 MA0 <344> FAILED IN PATTERN 9 AT V FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT V FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT V FAILED PINS : MA2 MA1 MA0 <347> FAILED IN PATTERN 9 AT V FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 0 AT V FAILED PINS : MA0 <349> FAILED IN PATTERN A AT V FAILED PINS : MA0 <354> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN O AT V FAILED PINS : MA0 <357> FAILED IN PATTERN A AT V FAILED PINS : MA0 <357> FAILED IN PATTERN A AT V FAILED PINS : MAD <357> FAILED IN PATTERN A AT V FAILED PINS : MAD <357> FAILED IN PATTERN O AT V FAILED PINS : MAD <357> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MA3 MA1 </pre></td> <td><pre> <341> FAILED IN PATTERN 0 AT VEC AllED PINS: MA3 MA1 <342> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA1 MA0 <343> FAILED IN PATTERN 0 AT VEC FAILED PINS: MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA3 MA1 MA0 <346> FAILED IN PATTERN 1 AT VEC FAILED PINS: MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA2 MA1 MA0 <347> FAILED IN PATTERN 5 AT VEC FAILED PINS: MA0 <348> FAILED IN PATTERN 0 AT VEC FAILED PINS: MA0 <349> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <354> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <351> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <352> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <353> FAILED IN
PATTERN A AT VEC FAILED PINS: MA0 <355> PASSED <356> FAILED IN PATTERN A AT VEC FAILED PINS: MA3 MA2 MA0 <357> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <357> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <357> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <357> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <368 FAILED PINS: MAD **** *** *** *** *** ** *** **</pre></td> <td><pre><341> FAILED IN PATTERN 0 AT VECT AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT VECT FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA2 MA1 MA0 <347> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 0 AT VECT FAILED PINS : MA0 <349> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <3549> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <355> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <355> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <357> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <357> FAILED IN PATTERN A AT VECT FAILED PINS : MAD <357> FAILED IN PATTERN A AT VECT FAILED PINS : MAD <357> FAILED IN PATTERN A AT VECT FAILED PINS : MAD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358 </pre></td> <td><pre> <341> FAILED IN PATTERN 0 AT VECTOR AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MRD <346> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : MA3 MA1 MA0 <347> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 5 AT VECTOR FAILED PINS : MA0 <348> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA0 <349> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <350> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <351> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <352> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <353> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <354> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA3 MA2 MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> PASSED <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <369 </pre></td> <td><pre> <341> FAILED IN PATTERN 0 AT VECTOR AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : MA3 MA1 MA0 <347> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA0 <349> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA0 <349> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <350> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <351> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <353> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <354> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MAD MA2 MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MAD MA2 MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <3580> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <3580> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <3580> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 </pre></td> <td><pre> <341> FAILED IN PATTERN 0 AT VECTOR 3:</pre></td> | <341> <341> <341> <342> <6342> <6343> <6344> <6344> <6341 <6341 <6341 <6341 <6341 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 <6351 < | <pre> <341> F</pre> | <pre> <341> FA</pre> | <pre><341> FAI Alled PI <342> FAI FAILED PI <343> FAI FAILED PI <344> FAI FAILED PI <346> FAI FAILED PI <346> FAI FAILED PI <347> FAI FAILED PI <348> FAI FAILED PI <348> FAI FAILED PI <348> FAI FAILED PI <351> FAI FAILED PI <351> FAI FAILED PI <351> FAI FAILED PI <355> FAI FAILED PI <355> FAI FAILED PI <355> PAS <355> PAS <356> FAI FAILED PI <357> FAI FAILED PI <357> FAI FAILED PI <358> FAI FAILED PI <3580 FAI FAILED PI <3680 FAI FAILED PI <4680 FAI FAILED PI <4</pre> | <pre><341> FAIL AILED PIN <342> FAIL FAILED PIN <343> FAIL FAILED PIN <344> FAIL FAILED PIN <345> FAIL FAILED PIN <346> FAIL FAILED PIN <347> FAIL FAILED PIN <348> FAIL FAILED PIN <349> FAIL FAILED PIN <351> FAIL FAILED PIN <351> FAIL FAILED PIN <351> FAIL FAILED PIN <355> FAIL FAILED PIN <355> FAIL FAILED PIN <355> FAIL FAILED PIN <355> PASS <356> FAIL FAILED PIN <357> FAIL FAILED PIN <357> FAIL FAILED PIN <358> FAIL FAILED PIN <358> FAIL FAILED PIN <357> FAIL FAILED PIN <358> FAIL FAILED PIN <3580> FAIL FAIL
FAILED PIN <3580> FAIL FAIL FAIL FAIL FAIL FAIL FAIL FAIL</pre> | <pre><341> FAILE AILED PINS <342> FAILE FAILED PINS <343> FAILE FAILED PINS <344> FAILE FAILED PINS <346> FAILE FAILED PINS <346> FAILE FAILED PINS <347> FAILE FAILED PINS <348> FAILE FAILED PINS <349> FAILE FAILED PINS <349> FAILE FAILED PINS <351> FAILE FAILED PINS <351> FAILE FAILED PINS <351> FAILE FAILED PINS <355> FAILE FAILED PINS <355> FAILE FAILED PINS <355> PASSE <356> FAILE FAILED PINS <357> FAILE FAILED PINS <357> FAILE FAILED PINS <358> FAILE FAILED PINS <358> FAILE FAILED PINS <357> FAILE FAILED PINS <358> FAILE FAILED PINS <3580> FAILE FAILED FAILED PINS <3580> FAILE FAILE FAILED FAILE F</pre> | <pre><341> FAILED AILED PINS <342> FAILED FAILED PINS <344> FAILED FAILED PINS <344> FAILED FAILED PINS <345> FAILED FAILED PINS <346> FAILED FAILED PINS <346> FAILED FAILED PINS <347> FAILED FAILED PINS <348> FAILED FAILED PINS <349> FAILED FAILED PINS <349> FAILED FAILED PINS <351> FAILED FAILED PINS <351> FAILED FAILED PINS <352> FAILED FAILED PINS <353> FAILED FAILED PINS <355> PASSED <356> FAILED FAILED PINS <357> FAILED FAILED PINS <357> FAILED FAILED PINS <358> PASSED <358> FAILED FAILED PINS <357> FAILED FAILED PINS <358> FAILED FAILED PINS <3580> FAILED FAILED FAILED PINS <3580> FAILED FAI</pre> | <pre><341> FAILED AllED PINS: <342> FAILED FAILED PINS: <343> FAILED FAILED PINS: <344> FAILED FAILED PINS: <344> FAILED FAILED PINS: <346> FAILED FAILED PINS: <346> FAILED FAILED PINS: <347> FAILED FAILED PINS: <348> FAILED FAILED PINS: <349> FAILED FAILED PINS: <349> FAILED FAILED PINS: <351> FAILED FAILED PINS: <351> FAILED FAILED PINS: <352> FAILED FAILED PINS: <353> FAILED FAILED PINS: <355> PASSED <355> PASSED <356> FAILED FAILED PINS: <357> FAILED FAILED PINS: <357> FAILED FAILED PINS: <358> PASSED <358> FAILED FAILED PINS: <3580> FAILED FAILED PINS: <3580< FAILED FAILED PINS: <3580< FAILED FAILED PINS: <3580< FAILED FAILED FAILED PINS: <3580< FAILED FAILED FAILED PINS: <3580< FAILED FAI</pre> | <pre><341> FAILED TAILED TAILED PINS : <342> FAILED TEALLED PINS : <343> FAILED TEALLED PINS : <344> FAILED PINS : <344> FAILED TEALLED PINS : <346> FAILED PINS : <346> FAILED TEALLED TEALLED PINS : <347> FAILED PINS : <348> FAILED TEALLED TEALLED PINS : <349> FAILED PINS : <349> FAILED TEALLED TEALLED PINS : <350> FAILED TEALLED TEALLED PINS : <351> FAILED PINS : <351> FAILED TEALLED TEALLED PINS : <352> FAILED TEALLED TEALLED TEALLED PINS : <353> FAILED TEALLED TEALLED TEALLED PINS : <355> PASSED <355> PASSED <355> PASSED <356> FAILED TEALLED PINS : <357> FAILED PINS : <358> FAILED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED PINS : <358> FAILED PINS : <358> FAILED TEALLED TEALLED TEALLED TEALLED PINS : <358> FAILED TEALLED TEA</pre> | <pre><341> FAILED IN AILED PINS: <342> FAILED IN FAILED PINS: <343> FAILED IN FAILED PINS: <344> FAILED IN FAILED PINS: <345> FAILED IN FAILED PINS: <346> FAILED IN FAILED PINS: <347> FAILED IN FAILED PINS: <348> FAILED IN FAILED PINS: <349> FAILED IN FAILED PINS: <349> FAILED IN FAILED PINS: <350> FAILED IN FAILED PINS: <351> FAILED IN FAILED PINS: <352> FAILED IN FAILED PINS: <353> FAILED IN FAILED PINS: <355> PASSED <356> FAILED IN FAILED PINS: <357> FAILED IN FAILED PINS: <357> FAILED IN FAILED PINS: <358> PASSED <358> FAILED IN FAILED PINS: <3580> FAILE</pre> | <pre> <341> FAILED IN AILED PINS : M <342> FAILED IN FAILED PINS : M <343> FAILED IN FAILED PINS : M <344> FAILED IN FAILED PINS : M <345> FAILED IN FAILED PINS : M <346> FAILED IN FAILED PINS : M <347> FAILED IN FAILED PINS : M <348> FAILED IN FAILED PINS : M <349> FAILED IN FAILED PINS : M <349> FAILED IN FAILED PINS : M <350> FAILED IN FAILED PINS : M <351> FAILED IN FAILED PINS : M <352> FAILED IN FAILED PINS : M <353> FAILED IN FAILED PINS : M <355> PASSED <356> FAILED IN IN FAILED PINS : M <357> FAILED IN IN FAILED PINS : M <357> FAILED IN IN FAILED PINS : M <358> FAILED IN IN FAILED PINS : M</pre> | <pre> <341> FAILED IN P AILED PINS : MA <342> FAILED IN P FAILED PINS : MA <343> FAILED IN P FAILED PINS : MA <344> FAILED IN P FAILED PINS : MA <345> FAILED IN P FAILED PINS : MA <346> FAILED IN P FAILED PINS : MA <346> FAILED IN P FAILED PINS : MA <347> FAILED IN P FAILED PINS : MA <348> FAILED IN P FAILED PINS : MA <349> FAILED IN P FAILED PINS : MA <349> FAILED IN P FAILED PINS : MA <351> FAILED IN P FAILED PINS : MA <351> FAILED IN P FAILED PINS : MA <352> FAILED IN P FAILED PINS : MA <355> FAILED IN P FAILED PINS : MA <355> PASSED <356> FAILED IN P FAILED PINS : MA <357> FAILED IN P FAILED PINS : MA <358> FAILED IN P FAILED PINS : MA <3580> FAILED IN P FAILED PINS : MA <3680> FAILED P FAILED P</pre> | <pre> <341> FAILED IN PA A1LED PINS : MA3 <342> FAILED IN PA FAILED PINS : MA1 <343> FAILED IN PA FAILED PINS : MA3 <344> FAILED IN PA FAILED PINS : MA3 <344> FAILED IN PA FAILED PINS : MA3 <345> FAILED IN PA FAILED PINS : MA3 <346> FAILED IN PA FAILED PINS : MA2 <348> FAILED IN PA FAILED PINS : MA0 <349> FAILED IN PA FAILED PINS : MA0 <349> FAILED IN PA FAILED PINS : MA0 <350> FAILED IN PA FAILED PINS : MA0 <351> FAILED IN PA FAILED PINS : MA0 <351> FAILED IN PA FAILED PINS : MA0 <352> FAILED IN PA FAILED PINS : MA0 <354> FAILED IN PA FAILED PINS : MA0 <355> PASSED <356> FAILED IN PA FAILED PINS : MRD <357> FAILED IN PA FAILED PINS : MRD <358> FAILED IN PA FAILED PINS : MRD <3580 FAILED PINS : MRD <3680 FAILED PINS : MRD <3</pre> | <pre> <341> FAILED IN PAT AILED PINS : MA3 <342> FAILED IN PAT FAILED PINS : MA1 <343> FAILED IN PAT FAILED PINS : MA3 <344> FAILED IN PAT FAILED PINS : MA3 <344> FAILED IN PAT FAILED PINS : MA3 <345> FAILED IN PAT FAILED PINS : MA3 <346> FAILED IN PAT FAILED PINS : MA3 <347> FAILED IN PAT FAILED PINS : MA0 <348> FAILED IN PAT FAILED PINS : MA0 <349> FAILED IN PAT FAILED PINS : MA0 <350> FAILED IN PAT FAILED PINS : MA0 <351> FAILED IN PAT FAILED PINS : MA0 <351> FAILED IN PAT FAILED PINS : MA0 <352> FAILED IN PAT FAILED PINS : MA2 <353> FAILED IN PAT FAILED PINS : MA0 <354> FAILED IN PAT FAILED PINS : MA3 <355> PASSED <356> FAILED IN PAT FAILED PINS : MRD <357> FAILED IN PAT FAILED PINS : MRD <358> FAILED IN PAT FAILED PINS : MRD <3580 FAILED IN PAT FAILED PINS : MRD <3581 FAILED IN PAT FAILED PINS : MRD <3582 FAILED IN PAT FAILED PINS : MRD <3583 FAILED IN PAT FAILED PINS : MRD <3584 FAILED IN PAT FAILED PINS : MRD <3585 FAILED IN PAT FAILED PINS : MRD <3586 FAILED IN PAT FAILED PINS : MRD <3587 FAILED IN PAT FAILED PINS : MRD <3588 FAILED IN PAT FAILED PINS : MRD <3588 FAILED IN PAT FAILED PINS : MRD <3588 FAILED IN PAT FAILED PINS : MRD</pre> | <pre><341> FAILED IN PATT AllED PINS : MA3 M <342> FAILED IN PATT FAILED PINS : MA1 M <343> FAILED IN PATT FAILED PINS : MA3 M <344> FAILED IN PATT FAILED PINS : MA3 M <345> FAILED IN PATT FAILED PINS : MA3 M <346> FAILED IN PATT FAILED PINS : MA3 M <347> FAILED IN PATT FAILED PINS : MA2 M <348> FAILED IN PATT FAILED PINS : MA0 <349> FAILED IN PATT FAILED PINS : MA0 <349> FAILED IN PATT FAILED PINS : MA0 <350> FAILED IN PATT FAILED PINS : MA0 <351> FAILED IN PATT FAILED PINS : MA0 <355> FAILED IN PATT FAILED PINS : MA2 M <355> PASSED <356> FAILED IN PATT FAILED PINS : MA3 M <357> FAILED IN PATT FAILED PINS : MA3 M <358> FAILED IN PATT FAILED PINS : MRD <358> FAILED IN PATT FAILED PINS : MRD</pre> | <pre> <341> FAILED IN PATTE AILED PINS : MA3 MA <342> FAILED IN PATTE FAILED PINS : MA1 MA <343> FAILED IN PATTE FAILED PINS : MA3 MA <344> FAILED IN PATTE FAILED PINS : MA3 MA <345> FAILED IN PATTE FAILED PINS : MA3 MA <346> FAILED IN PATTE FAILED PINS : MA3 MA <347> FAILED IN PATTE FAILED PINS : MA0 <348> FAILED IN PATTE FAILED PINS : MA0 <349> FAILED IN PATTE FAILED PINS : MA0 <3549> FAILED IN PATTE FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTE FAILED PINS : MA0 <357> FAILED IN PATTE FAILED PINS : MAD <358> FAILED IN PATTE FAILED PINS : MAD <3580 FAILED PINS : MAD <368</pre> | <pre> <341> FAILED IN PATTER AILED PINS : MA3 MA1 <342> FAILED IN PATTER FAILED PINS : MA1 MA0 <343> FAILED IN PATTER FAILED PINS : MA3 MA1 <344> FAILED IN PATTER FAILED PINS : MA3 MA2 <345> FAILED IN PATTER FAILED PINS
: MA3 MA1 <346> FAILED IN PATTER FAILED PINS : MA3 MA1 <347> FAILED IN PATTER FAILED PINS : MA2 MA1 <348> FAILED IN PATTER FAILED PINS : MA0 <348> FAILED IN PATTER FAILED PINS : MA0 <349> FAILED IN PATTER FAILED PINS : MRD <350> FAILED IN PATTER FAILED PINS : MA0 <351> FAILED IN PATTER FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTER FAILED PINS : MA3 MA2 <357> FAILED IN PATTER FAILED PINS : MAD <358> FAILED IN PATTER FAILED PINS : MA3 MA2 <358> FAILED IN PATTER FAILED PINS : MRD <358> FAILED IN PATTER FAILED PINS : MA3 MA1 </pre> | <pre> <341> FAILED IN PATTERN ATTED PINS : MAS MAT <342> FAILED IN PATTERN FAILED PINS : MAT MAD <343> FAILED IN PATTERN FAILED PINS : MAS MAT <344> FAILED IN PATTERN FAILED IN PATTERN FAILED PINS : MAS MAZ <345> FAILED IN PATTERN FAILED PINS : MAS MAT <346> FAILED IN PATTERN FAILED PINS : MAS MAT <347> FAILED IN PATTERN FAILED PINS : MAZ MAT <348> FAILED IN PATTERN FAILED PINS : MAD <349> FAILED IN PATTERN FAILED PINS : MAD <350> FAILED IN PATTERN FAILED PINS : MAD <351> FAILED IN PATTERN FAILED PINS : MAD <352> FAILED IN PATTERN FAILED PINS : MAD <353> FAILED IN PATTERN FAILED PINS : MAD <355> FAILED IN PATTERN FAILED PINS : MAD <355> PASSED <356> FAILED IN PATTERN FAILED PINS : MAD <357> FAILED IN PATTERN FAILED PINS : MAD <358> PASSED <358> FAILED IN PATTERN FAILED PINS : MAD <358> FAILED PINS : MAD <358 FAILED PINS : MAD </pre> | <pre> <341> FAILED IN PATTERN (</pre> | <pre> <341> FAILED IN PATTERN 0 AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 FAILED PINS : MA3 MA2 MA1 <344> FAILED IN PATTERN 9 FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 1 FAILED PINS : MA2 MA1 MA0 <347> FAILED IN PATTERN 9 FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 5 FAILED PINS : MA0 <349> FAILED IN PATTERN A FAILED PINS : MA0 <3549> FAILED IN PATTERN A FAILED PINS : MA0 <355> FAILED IN PATTERN A FAILED PINS : MA0 <355> FAILED IN PATTERN A FAILED PINS : MA0 <355> FAILED IN PATTERN A FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A FAILED PINS : MA3 MA2 MA0 <357> FAILED IN PATTERN A FAILED PINS : MA3 MA2 MA0 <358> FAILED IN PATTERN A FAILED PINS : MA3 MA2 MA0 <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358> FAILED IN PATTERN A FAILED PINS : MAD <358 FAILED PINS : MAD <348 FAILED PINS : MAD *** *** *** *** *** *** ***</pre> | Alled PINS: MAS MAI (342) FAILED IN PATTERN 9 AT FAILED PINS: MAI MAO (343) FAILED IN PATTERN O AT FAILED PINS: MAS MAI MAO (344) FAILED IN PATTERN 9 AT FAILED PINS: MAS MAZ MAI AT FAILED PINS: MAS MAZ MAI AT FAILED PINS: MAS MAI MAO (346) FAILED IN PATTERN 9 AT FAILED PINS: MAS MAI MAO (347) FAILED IN PATTERN 9 AT FAILED PINS: MAO (348) FAILED IN PATTERN 0 AT FAILED PINS: MAO (349) FAILED IN PATTERN A AT FAILED PINS: MAO (351) FAILED IN PATTERN A AT FAILED PINS: MAO (352) FAILED IN PATTERN A AT FAILED PINS: MAO (353) FAILED IN PATTERN A AT FAILED PINS: MAO (354) FAILED IN PATTERN A AT FAILED PINS: MAO (355) FAILED IN PATTERN A AT FAILED PINS: MAO (355) PASSED (356) FAILED IN PATTERN A AT FAILED PINS: MAS MAZ MAO (357) FAILED IN PATTERN A AT FAILED PINS: MAS MAZ MAO (358) FAILED IN PATTERN A AT FAILED PINS: MRD (358) FAILED IN PATTERN O AT FAILED PINS: MRD (358) FAILED IN PATTERN O AT FAILED PINS: MRD | <pre> <341> FAILED IN PATTERN 0 AT</pre> | <pre> <341> FAILED IN PATTERN 0 AT V Alled PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT V FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT V FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT V FAILED PINS : MA3 MA2 MA1 MA0 <344> FAILED IN PATTERN 9 AT V FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT V FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT V FAILED PINS : MA2 MA1 MA0 <347> FAILED IN PATTERN 9 AT V FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 0 AT V FAILED PINS : MA0 <349> FAILED IN PATTERN A AT V FAILED PINS : MA0 <354> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> FAILED IN PATTERN A AT V FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN O AT V FAILED PINS : MA0 <357> FAILED IN PATTERN A AT V FAILED PINS : MA0 <357> FAILED IN PATTERN A AT V FAILED PINS : MAD <357> FAILED IN PATTERN A AT V FAILED PINS : MAD <357> FAILED IN PATTERN O AT V FAILED PINS : MAD <357> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MRD <358> FAILED IN PATTERN O AT V FAILED PINS : MA3 MA1 </pre> | <pre> <341> FAILED IN PATTERN 0 AT VEC AllED PINS: MA3 MA1 <342> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA1 MA0 <343> FAILED IN PATTERN 0 AT VEC FAILED PINS: MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA3 MA1 MA0 <346> FAILED IN PATTERN 1 AT VEC FAILED PINS: MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT VEC FAILED PINS: MA2 MA1 MA0 <347> FAILED IN PATTERN 5 AT VEC FAILED PINS: MA0 <348> FAILED IN PATTERN 0 AT VEC FAILED PINS: MA0 <349> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <354> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <351> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <352> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <353> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <355> PASSED <356> FAILED IN PATTERN A AT VEC FAILED PINS: MA3 MA2 MA0 <357> FAILED IN PATTERN A AT VEC FAILED PINS: MA0 <357> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <357> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <357> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <358> FAILED IN PATTERN A AT VEC FAILED PINS: MAD <368 FAILED PINS: MAD **** *** *** *** *** ** *** **</pre> | <pre><341> FAILED IN PATTERN 0 AT VECT AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT VECT FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA2 MA1 MA0 <347> FAILED IN PATTERN 9 AT VECT FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 0 AT VECT FAILED PINS : MA0 <349> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <3549> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <355> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <355> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <357> FAILED IN PATTERN A AT VECT FAILED PINS : MA0 <357> FAILED IN PATTERN A AT VECT FAILED PINS : MAD <357> FAILED IN PATTERN A AT VECT FAILED PINS : MAD <357> FAILED IN PATTERN A AT VECT FAILED PINS : MAD <358> FAILED IN PATTERN A AT VECT
FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECT FAILED PINS : MRD <358 </pre> | <pre> <341> FAILED IN PATTERN 0 AT VECTOR AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MRD <346> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : MA3 MA1 MA0 <347> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 5 AT VECTOR FAILED PINS : MA0 <348> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA0 <349> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <350> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <351> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <352> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <353> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <354> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA3 MA2 MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> PASSED <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <369 </pre> | <pre> <341> FAILED IN PATTERN 0 AT VECTOR AILED PINS : MA3 MA1 <342> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA1 MA0 <343> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA1 MA0 <344> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0 <345> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA3 MA1 MA0 <346> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : MA3 MA1 MA0 <347> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA2 MA1 MA0 <348> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MA0 <349> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA0 <349> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <350> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <351> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <353> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <354> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <355> PASSED <356> FAILED IN PATTERN A AT VECTOR FAILED PINS : MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MAD MA2 MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MAD MA2 MA0 <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <357> FAILED IN PATTERN A AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <358> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <3580> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <3580> FAILED IN PATTERN O AT VECTOR FAILED PINS : MRD <3580> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA1 </pre> | <pre> <341> FAILED IN PATTERN 0 AT VECTOR 3:</pre> |

					F; L >																		A		ΑТ	•	٧	EC	-	ፐር	ıR		74	1
																									T A M					rO	H		56	ક
•																									1 A W			_	-	r ()	R		12	
					> © [T	F;	H	N	Q		Α Τ	•	٧	E(•	rO	R		85.	3
																									A]' M					ŢΩ	R		351	5
																									A T				?	ru)R		579	4
					> F`I														7	F.	K	N	()		ΑT		۷	ЕC		J '()	R		52	
					> F. ()																		٨		4 7		٧	F:(• •	רח	Ħ		77	j
					> ԵՐ														T	E	R	N	ი		PΥ		V	FC	•	1 ()	R		337	?
					> ይመ														1'	ŧ.	K	IJ	()	,	ΑТ		۷	Ē. (•	r ()	ĸ		20	
					> F. []														7	ł:	ł	ijJ	Ó		A T		V	ΕC	• 1) (J	þ		20	
•) Մր																	N	Ą		ľΔ		۷	F:C	•	ro	F		R O .	3
					>														Γ	E.	R	t I	5		Т А		٧	F.C	•	rυ	P		555	ò
					> F. I																	N	0		Ί' Α		V	E C	•	ŀΩ	ĸ		35(5
					> E (Τ	E	k	W	0		ΔŢ		٧	F.C		[(I	R		20	
					> F'ብ													T	T	E.	K	N	3		AΤ		V	FC	• •	የ በ	H		92	3
					> E D														T	F .	н	ħį	y.		Ι' A		ν	ÐC	7	r ()	k	,	84]	3
																							3 A (AΤ		٧	FC	: 1	r()	B		13	
-	r.~	A	1	LI	7. (.)	P	I	N :	S	,	;		•	٠,	Δ	1		M	Ā	0												23(
ŧ.	< F	3 A	7 !	9 : Lil	> E:0	F	A P	I I	L N	EI S)	:	1	. 1	M	P H	A D	Ί	r	E	R	Ņ	Ą	1	ΑT		Ÿ	EC]	ro	R	:	883	3

<: F/																		N	0		Α'	r	٧	E	<u></u>	T	01	¥	:	30
< ; E' /															T	E	RI	N	0	,	A'	r	٧	F.(•	T	וכ	₹	4	44
ř.															T	F,	R)	IJ	Ġ	,	Д'	r	٧	E)		1	וכ	₹	•	731
				> E()	-										T	E.	K!	\	9	,	አ '	ľ	V	E.C	~ ,	7 (01	₹	(551
< :	3 8	3 4	1	>	P	A	S	S	E.	D																				
													_						() (A)						3	r	7) (₹	ŧ	34
																			9)].						. .	r) {	3	•	765
<) F /															T	Ę.	Ηi	v	()		A.	r	۷	E	•••	1 1) (₹	٠	332
<:	3 (3 8	} :	>	Р	A	S	s	Ð	1)																				
< ; F' /															ſ	F.	R:	M	ц		Δ'	Γ	٧	E(.	T	31	₹	. !	584
																			8 1A					F.(-	7. ()	≺		563
F J														T	Ţ	۱,۱	H f	•	n	•	Δ	Γ	٧	F.(7	r	JE	₹	1	1 4
<: F/														Ť	Έ.	E.	R I	¥į	9		Δ,	Γ	V	E)(31	r) [`4	(925
																			() (A.)						-	1 (וכ	₹	•	3 58
< :														T	1	F.	F I	N	0	1	Ą,	ſ	٧	ΕC	? ′	T	D I	₹	7	22
																			() (A.)						.	r)	₹		502
<;	3 (9 (.	>	P	A	\$	S	f:I)																				
< ; F /																		: به	()		Α.	Γ	٧	E(7	rı	71	₹	1	12
																			3 A (r	٧	E (2	1 (Ji	₹	1	1 1
																			1 A :						3	Γ.	I F	₹	4	143
< 4 F /																		V	O	i	Δ 7	I .	V	E:(r	1 F	3		292

<401> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAT <402> FAILED IN PATTERN 9 AT VECTOR FAILED PINS : MRD .. 403> FAILED IN PATIFFE O AT VECTOR PAILED PINS : MRD <404> FAILED IN PATTERN A AT VECTOR 91 FAILED PINS : MRD <405> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA2 MAD <406> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA2 <407> FAILED IN PATTERN A AT VECTOR FAILED PINS : MAD <408> FAILED IN PATTERY 3 AT VECTOR 579 FAILIFD PINS : MA3 MAZ MA1 MAO <409> FAILED IN PATTERN 3 AT VECTOR 965 FAILPD PINS : MAS MAS MAS MAS <410> FAILED IN PATTERN 6 AT VECTOR FAILED PINS : MA2 MA1 MAD 1411> FAIGED IN PAPTERN O AT VECTOR 604 AILED PINS : MRD '<412> FAIGED IN PATTERN O AT VECTUR 332 FARLED PINS : MRD <413> FAILED IN PATTERN O AT VECTOR FAILED PINS : AKD <414> FAILED IN PATTERN 1 AT VECTOR 749 FAILED PINS : MA2 MA1 MAG <415> FAILED IN PAITERN O AT VECTOR FAILED PINS : MAS MAS <416> FAILED IN PAITERN O AT VECTOR FAILED PINS : MAI MAU <417> FAILED IN PATTERN 1 AT VECTOR 531 FATLED PINS : MAO <418> FAIGED IN PATIERN 3 AT VECTOR 117 FAILED PINS : MA3 MA2 MAO <419> FAILED IN PATTERN O AT VECTOR 484

* MAILED PINS : MAI MAD

FAILED PINS : MAI

<420> FAILED IN PATTERN A AT VECTOR

ORIGINAL PAGE IS OF POOR QUALITY

821

· 1.7-2

< 4 F A														T	E	RN	!	0	AT	٧	EC	T	() F	₹	3	
< 4 F A														T	E	H II	}	()	Α Τ	٧	EC	T	0 ł	₹	13	2
K4 FA																	l	3	ΓA	٧	FC	Т:	ឲ្យ	→	1	1
<4 FA														T	E	ΗV	į	ŋ	A'I	V	E(T	CH	∢	3	
< 4 F A						_								T	E	RN	ı	O	ΔŢ	٧	ΈC	? F	Ol	ł	1	2
< 4	2	b >	•	P	Д	s	S	F. j	()																	
< 4	2	7>	•	Ь	A	S	S	Ε'n	U																	
< 4 F A														T	t.	K١	!	0	ĄΫ́	٧	EC	C T	ΠI	₹.	1	2
< 4 F A														1	ŧ:	ŖΝ	,	0	ΑТ	٧	'E.C	ľ	ΟI	₹	1	4
< 4 F A														1	F.	ΗN	1	0	AI	٧	'E'C	T	Ų1	7	2	20
< 4 F A														Т	F.	ŀκ	}	9	ΑТ	٧	F.(7'	M	÷	7.	3.1
-4 FA														Ί.	E.	B.	j	ი	ΑТ	١	/F(? T	(1)	¥	3	
< 4 F A	-					-		-						T	ŀ.	. H .	į	0	ΑT	١	EC	<u>.</u> T	nı	Ĥ	1	2
< 4 F A														Ţ	Ł	'R '	J	4	y J.	١	/ F. (<u>.</u> r	n	H	3	79
< 4 F A												ין י	Т	T	E	; P 5	1	'n	TA	١	E	T	()	F.	1	99
< 4 F A												P	Т	T	E	H 1	Ų	ņ	4 T	١	/E(T	Ol	R	2	23
< 4 F A												2	T	Ή.	ε	;R	1	9	ΑT	١	/E0	T	())	R	7	34
< 4 F A														T	E	;RI	j	0	AT	١	Æ	C T	: را	R	1	2.4
< 4 F A														`T	.Ε	:R:	1	9	AT	١	/F(7	·O	R	6	51
~ 4 ^		-																0	ΑT	1	/E	C I	'D	R	2	3.0

<441> PASSED

	<4 FA													ŀF	R:	1	B	ΓA	VF	C.	rn:	R	584	
	< 4	4	} >	P	A S	3.5	(F.)	U																
	<4 , A												т'	T'F	ĮR r	1	()	A T	Vf	ና ሮ 1	ro	R	153	
	<4 F A												ጥ '	TΕ	H i	¥	9	ΤA	۷١	୨୯୯	ľO	ĸ	841	
	< 4 F A												T.	ſΕ	RI	,i	Д	AT	V	ec.	ŧΟ	H	27	
	<4 FA												٦٠.	TE	R	1	ŋ	ΑΤ	V	EC'	የፀ	Þ	33?	
	< 4 F A											A	T '	r e	Rί	i	9	ΑТ	Vi	EC.	វេល	R	841	
	< 4 F A											A	T	TE.	ŀΙ	٠	ų,	Τ Δ	V (RC.	រប	H	100	3
	< 4 '												ì	ŗΕ	:Ri	Ŋ	ი	ΑΓ	V	BC.	ro	þ	41	
	< 4 F A												T'	T' F'	Þ	v	9	ΤΑ	۷۱	EC.	רוץ	H	841	
** *.	<4 F A														Η:	j	y)	Α 'Γ	۷۱	EC	r()	H	987	
	K4 FA															Ý	3	ΑT	VΙ	ł,C	10	t.	923	
	< 4	5	4 >	P	A	SS	5 F.	D																
	< 4 F A																٨	ΤΔ	V	Ł.C	TU	R	381	
	< 4 F A													ፐይ	:k	N.	0	ŢΑ	۷	ŁC'	ĿÙ	q	332	
																	3 41()		٧	EC	1.()	R	13	
	< 4 F A																		V	EC.	ፐብ	R	923	
	< 4	5 9	? >	P	A	SS	8 E	U																
																	() () A.P.		٧	ЕC	TÜ	R	38	
, x	FA	1	LE	Ŋ	P	It	1S		:		Y A	1		M A	0							þ		
	< 4 F A	6 1	2 > LE	F N	A P	1 t	JE VS	ה	1 :	N	M P	Α () ()	Ί.	TE	:R	N ⁱ	0	AT	V	EC	ΤŅ	R	652	

	F'A																			N	,	U	A	T	٧	F.C	. 1.	UF	≺	48	
	< 4 F A																			N	(7	A	T	V	ŧ.c	T	() F	₹	18	1
	F A																1'	£	R	М	()	A '	T	٧	EC	T	() (-	∢	4 B	4
	< 4	6	6	>	P	A	S	s	EU)																					
	< 4 F A																							1.	۷	EC	J .+	H₽	?	1 2	Ę
	<4 FA																							ī	V	f.C	T	ΠR	₹	66	•
	<4 F A																Т	Ł	۲	N	()	Α'	T	٧	E:C	T	() Fi	₹	1 2	
	< 4 F'A																ľ	£	ĸ	ÍV	ŀ	3	Α,	ŧ	٧	EС	T	IJŔ	(62	į
	< 4 F'A																7'	۲,	R	ſį	,	1	Δ	r	٧	F C	1	ıΉ	₹	36	
	< 4 F A																			Ŋ	()	۸٬	T	۷	FC	T	lif	r	29	•
	< 4																			ιĄ	Þ	3	A T	r	V	EС	J' (D R	₹	55	
٠.	₹4 F`A	7	4 > L/E	>	F	A P	1 i	L, l	EU S	, :	ī	Ŋ	Ni	Р Д	A ()	Т	Γ	E	þ.	Ny	ħ	4	AΊ	Γ	V	٠·C	r	ΉR	·	41	•
	< 4 F A															Т	ľ	F.	H I	Ŋ	C)	A 7	Ī	V	٠c	T	ΉR	!	14	
	< 4 F A																									ָ ר	T	JR	i	57	ļ
	< 4 F A															T	T	ŧ.	R	Ŋ	ŗ)	ĄΊ	Γ	۷I	ec	Ť	JR		12	
	< 4 F A															T	T	F.	Ŕ	V	n)	Δ']	Г	V	€C	T)R		14	
	< 4 F A																T	E	RI	N	۴	ì	۵1	Γ	Ví	≅C	rı	11.		63	
	< 4 F A																			٧	· O)	ΔŢ	Γ	۷Ę	:'C	Τ(J F		38	
	< 4 F' A																									€C	3.(٦R		? 8	
ė	- - 4 F A	8: 11	2 > L/F	• 5D	F	A I	1 I	[i] N:{	dD S	:	I.	iv	ঞ্	P A	A '	T'	T !	E I	۱ ډ ()	÷	Ü)	ΑŢ	ſ	VĘ	EC.	Т(14		14	

<483> FAILED IN PATTERN O AT VECTOR 646

OF POOR QUALITY

FAILED PINS : MAD

	r.	A	1	U	Ľ۱)	۲	Ţ	'n	S)		:	•	4	A, I	U																
)	A '	r	٧	ÆΟ	: T	'n	þ	60	
1	م																					٢)	A '	T	٧) E. (7 T	۱)	ĸ	38	
																							1 1				/E(T'T	`()	R	36	
						F											r	.L.I	E.	- e, i	Ŋ	(•	A '	T	١	/E0	<u> </u>	`()	P	97	5
																							2 2					C (11	ĸ	17	2
	<	4	H	q	>	Р	A	S	S	F.	1)																					
	F																					(•	A	т	١	/E(C 1	۱۱,	R	30	
	< F																r	Ţ	Εl	þ	Νį	í)	Ą	Т	1	7 E' (C 1	(.'	P	53	2
:																							ħ. Δ ()		ጥ	١	/ F1(C 1	î I '	ıĸ	ĸ9	1
																							() () ()		1	١	J E.	ת ז	ļţ	R	14	
٠.																							() () ()		Ţ	١	V Ei	C I	רו	Ιŧ	36	
						F ()												Τ	F.	þ	iv	(υ	Α	1 '	١	VE:	C I	[{	4	15	h
						F)												T	E	ĸ	tv.	(0	Δ	'r	١	√ F.(C. I	11	H	1 1	
						F												T	E	R	N	(n	Δ	Т	١	V E	C1	[(<u>.</u>	ıR	12	
						F												Ť	F.	R	Ŋ	(0	Α	T	١	V E	C), (įΚ	3	
						F																	Ō.	A	'n	,	V F.	C f	[{	IR	12	4
:	< F																					1	n	Д	T	,	VΕ	C′	C 1,	H	12	4
						F											T	·1.	E	К	IN	ł	υ	٨	Т		VΕ	C.	۲(R	4.8	4
s:						F D																	n	A	T	•	VE,	C.	ľſ	R	4.8	4
						F D																	Q	Δ	Т	•	۷E	C'	1 (ìĸ	48	4

FAILED PINS: MA2 MA1	0 41	AFCADE	712
<pre><505> FAILED IN PATTERN 'AILED PINS : MA2</pre>	A AT	VECTOR	365
<pre><506> FAILED IN PATTERN FAILED PINS : MRD</pre>	0 A1	VECTOR	332
<pre><507> FAILED IN PATTERN FAILED PINS : MAO</pre>	B AT	VECTOR	646
<pre><508> FAILED IN PATTERN FAILED PINS : MA3 MA0</pre>	а ат	VECTOR	381
<509> FAILED IN PATTERN FAILED PINS : MRD	n at	VECTOR	332
<510> FAILED IN PATTERN FAILED PINS : MAG	ባ ለፐ	VECTOR	44
<pre><511> FAILED IN PATTERN FAILED PINS : MRD '</pre>	A AT	VECTOR	37
<512> FAILED IN PATTERN FAILED PINS : MRD	# AT	VECTOR	618
<pre><513> FAILED IN PATTERN FAILED PINS : MRD</pre>	TA H	VECTOR	93 8
514> FAILED IN PATTERN FAILED PINS : MA3 MA2 M			574
<pre><515> FAILED IN PATIERN FAILED PINS : MAU</pre>	0 Ar	VECTOR	5.5
<516> FAILED IN PATTERN FAILED PINS : MAI MAO	0 - A F	VECTOR	30
<pre><517> FAILED IN PATTERN FAILED PINS : MA2</pre>	O AT	VECTOR	14
<pre><518> FAILED IN PATTERN FAILED PINS : MAO</pre>	TA O	VECTOR	102
<pre><519> FAILED IN PATTERN FAILED PINS : MRD</pre>	O AT	VECTOR	12
<pre><520> FAILED IN PATTERN FAILED PINS : MRD</pre>	0 AT	VECTOR	92
<521> FAILED IN PATTERN FAILED PINS : MRD	0 AT	VECTOR	20
*522> FAILED IN PATTERN AILED PINS : MRD	9 AT	VECTOR	731
<523> FAILED IN PATTERN FAILED PINS : MRD	O AT	VECTOR	156

<524> PASSED

<525> PASSED

- 526> FAILED IN PATTERN 5 AT VECTOR 549
- <527> FAILED IN PATTERN 0 AT VECTOR 332
 FAILED PINS : MRD
- <528> FAILED IN PATTERN 3 AT VECTUR 923
 FAILED PINS : MAD
- <529> FAILED IN PATTERN 3 AT VECTOR 923 FAILED PINS: 440
- <530> FAILED IN PATTERV 0 AT VECTOR R4
 FAILED PINS : MA3

<531> PASSEO

- <532> FAILED IN PATIERN 6 AT VECTOR 579
 FAILED PINS : MA3 MA2 MA1
- <533> FAILED IN PATTERN (FAILED PINS : MA3 MA2 MA0)
- <534> FAIGED IN PATTERN O AT VECTOR 124 FAIGED PINS: MA3 MA2
- CASS FAILED IN PATTERN O AT VECTOR 124 FAILED PINS : MAS MA2
- <536> FAILED IN PATTERN B AT VECTOR 37
 FAILED PINS : MRD
- <537> FAILED IN PATTERN B AT VECTOR 89 FAILED PINS : MA3 MA2 MA1 MAU MRD
- <538> FAILED IN PATTERN A AT VECTOR 909
 FAILED PINS : MAI MAO
- <539> FAILED IN PATTERN 0 AT VECTUR 30
 FAILED PINS : MAI MAO
- <540> FAILED IN PAITERN 0 AT VECTOR 44 FAILED PINS: MAD
- <541> FAILED IN PATTERN 0 AT VECTUR 292 FAILED PINS : MA3 MA1
- <542> FAILED IN PATIERN 0 AT VECTOR 44
 FAILED PINS : MA0
- †*543> FAILED IN PATTERN 3 AT VECTOR 13
- <544> FAILED IN PATTERN O AT VECTOR 292 FAILED PINS: MA3 MA1

																				6 4						C	Ţ	() l	₹	•	79
																				9 A						C.	Т	Ç) F	₹	7	155
	5 `A														T	T	F.	Ŕ	Ŋ	n		A:	Ī	V	F:(C.	T	ijF	•	1	4
	5 `A															٦,	E	ĸ	Ŋ	n		Αī	Γ	V	F(C '	T	() #	₹	2	2
																				8 A 1					F. (T () F	ł	5	in 3
	5 A															1	ŀ.	R	Ŋ	ŋ		A 1	5	٧	E	2	I. i	ጉ ⊦	₹	1	4
	5 A											-				r	ŀ	R	k:	0	,	ΑT	Γ	٧	F.(C	 	n +	?	Ź	2
	5 A															J	F,	R	:4	()		Α "	Į.	V	F	ς.	T	11:	<	1	4
																				() ለ 1					F' (c ′	1.4) F	₹	ź	96
																				Ο Δ (Λ, η	!	٧	F'Ć	7] : 7	34	?	.3	8
																				0 A 1					E) (<u>.</u> 7	ľí	j į:	,	5	02
۲ ۲															1'	Т	E	H	13	ი	1	<u>4</u> 7	-	٧	F. (. 1	[]	نم ا	!	2	2
< F																r	F:	R	N	Δ	1	1	-	V	F. C	<u>"</u> 1] ' () į	į	G	1
<	5	5	8	>	ļ	, د	Δ,	s	S	E	D																				
<	5	5	9	>	Ę	ο,	Δ	S	S	E.	רז																				
< F																				 n	,	4 7		V	F) (7 1	j ' () r	:	1	2
< F																Т	Ŀ.	R	ij	B	į	4 7		٧	F.C	<u>.</u> 1	Γ(11	•	. 5	5
																				3 A 0		j 'I	-	٧	F. C]]	Γt	ĴΡ	:	9	25
ŀ.	A	I																		D A C				V	ΕĆ	7	۲(18		1	2
		6																		n A C		Υ 2	•	۷	ΕC	7	ŗſ) F	•	4	4
<	5	6	5	>	ļ	ر د	4 3	5	S	F.	r)																				

<pre><566> FAILED IN PATTERN A AT VECTOR FAILED PINS : DO4</pre>	38
<567> FAILED IN PATTERN O AT VECTOR NAILED PINS : MRD	3.3
<568> FAILED IN PATTERN 6 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0	57
<569> FAILED IN PATTERN 9 AT VECTUR FAILED PINS : MA3 MA2 MA1 MA0	66
<pre><570> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0</pre>	12
<pre><571> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA1</pre>	30
<pre><5/2> FAILED IN PATIERO O AT VECTOR FAILED FINS: MAO</pre>	22
<pre><573> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA2 MA0</pre>	3.8
<574> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAD	44
<575> FAILED IN PAITERN O AT VECTOR FAILED PINS : MAS MAS MAS MAD	36
3576> FAILED IN PATIERN O AT VECTOR FAILED PINS : MAZ MAT	4 8
<577> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAI	30
<pre><578> FAILED IN PAITERN 0 AT VECTOR FAILED PINS : MAI MAU</pre>	14
<pre><579> FAILED IN PAITERN O AT VECTOR FAILED PINS : MA3 MA2 MA1</pre>	60
<pre><580> FAILED EN PAITEEN O AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0</pre>	12
<pre><581> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0</pre>	12
<pre><582> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA2 MA1</pre>	H 4
<pre><583> FAILED IN PAITERN 0 AT VECTOR FAILED PINS : MA3 MA2 MA0</pre>	38
1584> FAILED IN PAITERN O AT VECTOR AILED PINS : MAI MAO	1 4
<pre><585> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA2</pre>	1 4

						F												· '}	E	H	N	1)	A T	•	٧Ł	c	T	U E	₹	1	56
	4					F												·]	'ŀ	R	٧.	Δ		η 4		VΕ	c	ŗ	() F	¥	Ç	1
<						F I												7	٠Ł	.R	Ŋ	0	ì	Λ Ţ		٧Ł	:c	r	(i F	₹	1	2
						FI												J	.F	R	ij	ŋ	1	ΑТ		VE	C	T	() -	,	1	2
						F I																Ŗ	۲	ΓA		V E	C	7	O F	r	9	27
						F /												T	Έ	' H	Ŋ	ņ		ΤĀ		V F	C	1'1) F	,	1	1
						F ¢												7	۲;	ĸ	N	O		дΤ	•	VF	C	T	J þ	!	3	64
						F												7	Ł	¥	۱,	Q		A T	•	V E	C	Τ,	3 [4	,	h	52
						- <i>t</i>															N	0		ለ ፓ	,	V E.	C	T (74	!	3	6
						F A											Т	٦.	E	٢	ij	0		ΤA	:	V E	C	T (16	!	2	Я
_																						() M A		λ Ţ		V F.	C	T) H	,	۴	4
						ŀ												T	F.	H	id	Ó		1 4	١	۷E.	C	Tı) F	ı	2	()
						A)	£	R	Ŋ	Д		Т Δ	1	۸ F.	C '	Lı	1 K		1	25
						A															¥	0		A 1'	1	/ E	С,	ľι	1 F		4	28
						F F															Ţ	0	,	A 'J'	١	/ F.	C '	ľ	9 12		4	84
						Δ											Τ.	ľ	E	R!	Ų	B	i	ገ ል	١	/ F:	C 1	r ()) F2		b	46
																								T A M							8	q
						Ά P															V	A	i	Ţ	١	E	C :	ľſ	R		9	09
4 33	6 i	0	4 L	> E l	F)	' А Р	!	Ŋ	E S	n	:	1	N J) (11) A	Д 1	Į į	T Y	E	R1 ()	i	0	1	AΤ	٧	/F	C T	r () IS		3	O
						A															Ą	0	,i	T F	٧	/E	C I	rc	R		2	92

.

<606; FAILE										V	F:C	TO	3	925
<607: AIL													₹	367
<6083					T	F), F	N	0	ΑТ	V	EC	IO T	₹	332
<609; FAILE											EC	TOI	→	6 d d
<610: FAIL								٨	A I'	٧	ት. ሮ	τυι	₹	381
<611: FAILE						ÐН	} N	Ú	7 4	٧	F.C	ጥ ነ	₹	332
<6172 FAILE								0	ΔŢ	V	FC	T ()!	₹	292
<6132 FAILE								Q	ТА	V	F.C	tu:	₹	460
<6142 FATUE										V:	EC	TO+	ę.	925
<6152 FAILE								0	ΓA	V	EC	የጠ	₹	292
.516. FAILE										V	EC	TOF	₹ .	44
<6172 FAILE								0	4 T	ν	FC	roi	₹	292
<6182 FAILE										۷١	ኑር	Lut	₹	ი0
<6192 EALLE										٧	EC	TOF		13
< 5202	_				. 1	ER	N	0	ΑT	V	F C	ţO.	₹	12
<621>					Т	EР	Ŋ	9	A T	V	E'C	(O)	₹	845
<622> FAILE					T	ER	H,	0	ΑŢ	V	EC'	TOF	₹	4 4
<623> FAILE											ī.C	TOF	₹ .	3,6
1624> AILF											EC	LUE	₹	1 2
<6252											ec:	J. (.) E	₹	36

,										Et S							T	T	E	RI	V	0	АТ	,	/ E'C'	то	R	20
						-						-						-				0 1 A 1	ΑТ	١	/ E: C '	r n	R	H4
										E.I.								T	E	R I	٧	O	ΑT	١	/EIC	ro	ĸ	44
										ED S							T	' [E	ΗI	4	()	TA	١	/ E:C	ro	R	3.5
																						() (A ()	ΔŢ	١	/FIC	ro	R	38
						-				F. 1. S											!	0	ΓA	١	/ F.C '	Ti	ĸ	14
										ET S							T	r	F :	i ۲	, ,†	n	T' A	١	/ FIC	Ţ()	ĸ	166
) '	ΤД	١	/ E.C.	10	μ	1 4
	<	6	<u>}</u> /	>		P	A	S	S	F; [)																	
	<	6.	3 5	>		þ	A	s	s	F . ()																	
	<	6	3 <i>f</i>	i >		P	۸	S	S	F۱)																	
He.	ţ.	۲ ۵	3 7 T T	7 > , F	'n	ŧ.	Δ P	T T	Ė,	ម F S) :	Ţ	.1	¥	D A	۲ ۲	т	т: м	F A	R' 2	\	6 11.1	ΤА	١	/ የ፡ ር	חיד	Þ	579
	(F																				ij	n	тπ	1	<i>ነ</i>	ΤO	ρ	124
										F'1											K.	(1	አጥ	١	۱۴۰	ፐበ	P.	124
:										FT S											Ŋ	n	ጥ ል	,	ገሞሮ	rn	Þ	188
																						0 1		٠,	√ F C	ŢΩ	Q	380
										FT S								Т	F.	P	p. 7	1	ηТ	,	VFC	מיו	R	243
										F I											A T	n	λŢ	,	VEC	ፐበ	ţ,	188
										F.F											Ŋ	3	ТА	,	V F.C	T()	q	147
1	<	6 A	4 5	5 >		F	A P	T T	F.	F1 S) :	ī	Al	М	p A	۸	7	T M	F. A	R O	M	1	λŢ	,	V F C	ፐር	R	àUà
										FT S								т	F	Ħ	M	ი	λΤ	,	VFC	ፐጠ	Ŗ	956

<pre><647> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA2 MA0</pre>	774
<pre><648> FAILED IN PATTERN 5 AT VECTOR 'ATLED PINS : MA3 MA2 MA1</pre>	339
<649> FAILED IN PATTERN O AT VECTOR FAILED PINS: MA2 MA1	188
<pre><650> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA3 MA2 MA1</pre>	380
<pre><651> FATUED TO PATTERN 5 AT VECTOR FATUED PINS: 4A3 MA2 MA1</pre>	339
<652> FAILED IN PATTERN O AT VECTOR FAILED PINS: MAR MAT	646
<pre><653> FAILED IN PATTERN O AT VECTOR FAILED PINS :</pre>	472
<654> FAILED IN PATTERN 1 AT VECTOR FAILED PINS: MAR MAI	707
CASS FAILED IN PATTERN O AT VECTOR FAILED PINS: MAR MAI MAO	484
<656> FAILED IN PATTERN 1 AT VECTOR FAILED PINS: MA2 MA1	277
A57> FATHED IN PATTERN O AT VECTOR FATHED PINS: MAR MAP MAD MAD	358
<pre><658> FAILFD I'U DATTFRN O AT VECTOR FAILFD PINS : MAR MAR MAY</pre>	380
CASAS FATIED IN PATTERN O AT VECTOR	
FATIFD PILS : MAZ MA1	- 1 R H
<660> FAILED IN PATTERN 3 AT VECTOR	147
<pre>FAILED PILS: "A2 VA1 <660> FAILED IN PATTERN 3 AT VECTOR FAILED PINS: MA2 MA1 <661> FAILED IN PATTERN 0 AT VECTOR</pre>	147
<pre>FAILED PILS: MAP MA1 <660> FAILED IN PATTERN 3 AT VECTOR FAILED PINS: MAP MA1 <661> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: MAP MA0 <662> FAILED IN PATTERN 0 AT VECTOR</pre>	147 774 188
<pre>FAILED PILS: MAP MA1 <660> FAILED IN PATTERN 3 AT VECTOR FAILED PINS: MAP MA1 <661> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: MAP MA0 <662> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: MAP MA1 <663> FAILED IN PATTERN 0 AT VECTOR</pre>	147 774 188
<pre>FAILED PILS: MAP MA1 <660> FAILED IN PATTERN 3 AT VECTOR FAILED PINS: MAP MA1 <661> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: MAP MA0 <662> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: MAP MA1 <663> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: MAP MA1 <664> FAILED IN PATTERN 0 AT VECTOR</pre>	147 774 188 380

<pre><667> FATUED IN PATTERN 0 AT VECTOR FATUED PINS : MAR MAR MAR</pre>	3 80
<pre><668> FAIGED IN PATTERN O AT VECTOR TAILED PINS : MA2 MA1</pre>	188
<pre><669> FAILED IN PATTERM 0 AT VECTOR FAILED PINS : MA2 MA0</pre>	774
CATOS FAILED IN PATTERN O AT VECTOR FAILED PINS: MAI	4 R 4
<671> FAILED IN PARTERN O AT VECTOR FAILED PINS: MAR MA2 MA1	3 8 በ
<pre><672> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA2</pre>	124
<673> FAILED IN PATTERN 1 AT VECTOR FAILED DINS: MAR MAI MAD	707
<674> FAILED IN DATTERN O AT VECTOR FAILED PINS : MAR NA2	124
<675> FAILED IN PATTERN O AT VECTOR FAILED PINS: MAR	481
<676> FAILED IN DATTERN O AT VECTOR FAILED PINS: VAR MAD MAI MAO	३ ५ ६
-77> FAILED IN PATTERN O AT VECTOR FAILED PINS: MAR MAZ	124
<pre><67R> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAR</pre>	191
<pre><679> FAILED IN PATTERN O AT VECTOR FAILED PINS: MAR MAR MAR</pre>	3 A O
<pre><<rn> FAILED IN DATTFRN O AT VECTOR FAILED PINS: MAR MAR</rn></pre>	124
CENTS EVILLED IN DUTTERN O VI ARCHUB	35 R
<pre><6R2> FAITHED IN PATTERN O AT VECTOR FAITHED PINS : MAR MA2 MA1</pre>	380
<683> PASSED	
<pre><<684> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAI MAO</pre>	484
<pre><685> FAILED IN PATTERN 0 AT VECTOR EAILED PINS : MAI</pre>	484
KARAS FAILED IN PATTERN O AT VECTOR FAILED PINS: MA2 MA1	1 R Q

<pre><6R7> FATHED IN PATTERN 1 AT VECTOR FATHED PINS : MAR MAD MAI MAD</pre>	707
CHERR FATTED IN PATTERN O AT VECTOR FARRED PINS : MAR MAI MAO	F44
LAROS FAILED IN PATTERN O AT VECTOR FAILED PINS : MAR MAP	174
CAGO FAILED IN PATTERN C AT VECTOR FAILED PINS : MAD MAD	791
<691> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAR MAI MAD	691
<pre><692> FAILED IN PATTERN O AT VECTOP FAILED PINS : MA3 MA2</pre>	124
<pre><693> FAILED IN PATTERN C AT VECTOR FAILED PINS : MA3 MA2 MA0</pre>	នុង្
<694> PATIFO IN PATTERS O AT VECTOR FAILED PINS : MAR MAI MAO	694
<695> FAILED THE PATTERN O AT VECTOR FAILED DINS: MAR MAP	:124
CORS EVITED IN DVILLER G VI AECLUB	R P 7
1697> FAILED IN PATTERN O AT VECTOR ATTER PINS: MAR MAI MAO	694
KARS FAILED IN PATTERM O AT VECTOR FAILED PINS : MAR MAS	124
KA99> FAILED IN PATTER! C AT VECTOR FAILED PINS: MA3 MA2 MA0	935
<700> FAILFD IN PATTERM O AT VECTOR FAILED PINS: WAI MAO	756
<701> FAILED IN PATTERN O AT VECTOR FAILED PINS: MA2 MA0	532
<707> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAR MA1	646
<pre><703> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3 MA2</pre>	756
<704> FAILED IN PATTERN 1 AT VECTOR FAILED PINS : MA3 MA1 MA0	70 7
<705> FAILED IN PATTERN 1 AT VECTOR GATLED PINS : MA3 MA2 MA1	243
<pre><706> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MA3</pre>	484

<707 FAII.														0	ል ጥ	V	FIC	ጉጥ	1R	12	4
<708 FATI.											т	FF	Ŋ	n	ΑТ	ν	FC	ነ ጥ ቦ	n R	65	2
709 FATL														1	ĀΤ	V	' ምር	ነ ሞ (٦R	я 3	
<710 FAII,											ጥ የ	T IA	ħ!	C	አ ፑ	ν	FC	ነ ጥ ቦ	าผ	48	4
<711 FAIL														1	ል ፐ	ν	FC	'ጥ(46	90	Q
<712 FATI														n	ስ ፐ	۱/	FC	' T1	41	421	R
<713 FATI.													Ŋ	1	ŽΤ	V	FC	'T '(n R	27	7
<714 FATT,			-															. L L	าย	35	a
<715 FATI:														n	ΔΤ	V	۴C	י יד ר) F	47	Ħ
<716 FA111													٧	. 1	ስ ፐ	V	F ሮ	ተ ር	ΙÞ	27	7
<717: ATL													K _i	n	ጉ ፈ	V	<u>ት.</u> ጌ	ፐር) P	641	'n
.<719:												H	M	n	ሽ ፐ	V	ት ' ር	ተቦ	1P	484	1
<7191 FAIL														n	ተ 4	V	ት C	ጥ ୮	1P	† Q S	R
<720:															አ ጥ	ν	F۲	T C) R	386	7
<721						•				Т	TF	· R	KI	0	አ ፕ	V	FC	ፐር	1 (487	1
<722 FATI												, b	NI,	1	ል ፕ	V	F٢	' .₺ ,∟) P	24	3
<723														n '	ሊ ፐ	V	Eσ	ፐር) R	7 74	1
<724						Υ (ĸi.			.	T L	٠.	: >1	•	8.T	v	50	/r: ("	ND		à
<725	ΥĎ	ΡI	Al (S	•		٧	V.	3		W B	?									
726													*1	C	Δ Τ	V	F۲	Ť Γ) P	K31	1
<727	> F	ΔŢ	L	FN		T	N	P	Δ	Т	7' F	P	N	C	δT	٧	FC	٣ſ	1P	631	1

*				
FAILED PINS	: WA2 MA1			
<728> FAILED PINS	TN PATTERN : MAR MAR	ባ ለተ ነ	VFCTOR 12	4
<729> PASSE)			
<730> FAILED PINS		C 71	V F ሮፕ() የ - 631	1
<731> FATHER PARKER	IN PATTERN . MAR MAR	0 AT 1	Vድሮፕጣዩ 124	1
<732> FAILED PINS	TN PATTERU : MA2 MA1	C 11 1	ለኪቤተሀቱ ሦስ.	'n
<733> FATTED FATTED PINS	TH PATTERN: MA2 MA1	CATI	/ <mark>ድሮ</mark> ቸቦዩ 631	ļ
<734> FAILED PINS	**************************************	0 77 1	VFሮፕባዩ 1ን4	1
<735> FAILED PINS	* *** PATTERN * MAN	С АТ 1	VECTOR 74	3
<736> FATIFD FATHED PINS	* *** PATTERN ************************************	በ አ ሞ የ	VECTOR 422	4
<737> FAILED FAILED PINS	TH PATTERN : MAR MA1	0 27 1	VFCTOR 646	5
738> FAILED FAILED PINS		ባ ልጥ ነ	/FCTOP 530	?
<739> FAILED FAILED PINS		1 T 4 O	VECTOP 428	4
<740> FAILED FAILED PINS		1 4 7 1	/FCTOR 707	7
<741> FAJIED PINS		7 AT V	/ECTOR 532	>
<742> FAILED PINS				7
<743> FAILED PINS			FOTOR 484	1
<744> FAILED FAILED PINS		1 AT 1	/FCTOP 277	7
<745> FAILED PINS				3

, <746> FAILED IN PATTERN O AT VECTOR 358

<747> FAILED IN PATTERM 1 AT VECTOR 277

ATTED PINS : MAR MA2 MA1 MAD

FATHED PINS : MA2 MA1

<7 FA												Ŋ	n		አ ፐ	,	VF	<i>ר</i>	Ţ	ΠR	!	12	4
<7 - A																		· (-	TI	ηR	ļ	35	ዓ
 <7 FA												٧	n		ΔТ	1	V F	٠,	T	ηR	!	42	ዩ
<7 FA												٧	n		ል ፐ	!	V F	٠.	T	- 1 H	ı	12	4
<7 F &									т	ŀ.	Ŗ	N)	n		ል ፕ	,	VF	٠,	ፐባ	٦P	,	4 R	4
<7 F A												Ŋ	n		ላ ጥ	١	VF	٠.	r	7 F		47	ង
<7 F A												N	n		ΛТ	1	i, e	٠,	Τí	n F		12	4
<7 FA															۸Τ	,	νF	· ~	.Ļ (٦₽		38	n,
<7 FA											Þ	ų.	0		ጉ	١	V F	.ر	Ţſ	ם ן־		4 R	4
<7 F b								Т	T	F	Þ	Ŋ	0		ጓ ፐ	1	V F	. د	ጕባ	ገፉ		4 R	4
1.5															T A			٠,	T	7 F		35	R
<7 FA												Ŋ	.0		ለ ተ	1	ΝĖ	٠.	Ţſ) R		12	4
<7 FA												Ŋ	1		ል ፕ	1	VF	· C	ጥ ቦ	ጎድ		9.0	Q
<7 F A												NJ.	n		ጥ ል	١	JF	: C	ፐባ	J P		17	4
<7 F A															ğΨ	١	JF	:C	7.1	۱R		7 ೧ '	7
<7 FA												1	n		አ ଫ	١	Λŀ,	· (*	ጥ	۱R		12	4
<7 Få												v .	n		ል ጥ	1	√ F	·۲	Ţſ	٦P		75	ĸ
<7 F A									т†	F.	R	V	n	i	7' A	1	/ F	۲,	T C	٦		48	4
<7 A												4	n	i	ът	1	ΙF	: C	ጥ	۹.۲		1 .81	R ·
< 7 F አ															T 2	1	J F	<u>ر</u>	Tſ	η Γ		3 R (Ο.

																						0 M Å 1	A T	,	V F.C	ጉ	ΠR	!	380	
											•											ሰ ዛ ለ ነ	አ ፐ	1	/F/	ነ ፐ	U 2		380	
< F																		Т	F.	P	N	n	አ ፐ	1	/FC	•т	ΠR		44	
< F																		Т	F	B	N	n	ለ ጕ	,	/FC	. T	ΠR	1	44	
< F																		T	F	R	N!	ŋ	AT	1	/FC	т`	qη	•	27	
<	7	7	3	>	F	À	S	S	F	D																				
< F																		٦,	F	H	λİ	0	ፕ ል	,	/FC	' ጥ	ΠP		20	
< F																		ፕ	F,	Ω.	V,	0	ለ ጥ	١	/ፑሮ	' ፐ	ΠR		44	
< '																		T	F	P	N	n	ТА	١	<i> </i> F (*	Τ.	ΠR		44	
< '																	Т	Т	F	Þ	4 !	ŋ	ΔΤ	١	/ F (Τ(ΠR		44	
. •								-									Т	Т	F	R	N	0	እ ፐ	١	FC	T	ηŖ		4.4	
< '																	Т	Т	F.	ţ	N	0	አ ፐ	1	FC	T) R		77	
< '																	T	T	F	P	N	n	ለ ጥ		ነቱ.	ተ የ	n R		20	
< '																	r	T	F.	Þ	rj	n	አ ፐ	1	'F.C	ፐበ	ΠR		20	
< .	7	R	2	>	P	Δ	S	,5	C.	ח		•																		
< '																	Γ,	T 1	F	R	NI .	0	ለፕ	ι	ידר	Tri	٩r		22	
< -																	יין.	T !	Ę,	R	Ŋ	0 ,	ል ባ.	V	የድሮ	T	A F		22	
< *																	Τ'	T	F7.1	R I	N.I	۸	ል ፕ	V	' ፑ ୯	ጉ (מר		787	
< T																					N	0	ТА	V	'ፑሮ	Ţſ	ΉP		1 4	
FI																	τ,	TI	F, 1	R I	M	n	ስ ጥ	V	EC.	Ţſ	Ήſ		4.4	
<u>, .</u>	7 (9 (۰		F.	Λ	T	Y . 1	<u>د</u> ا	`		T	N.	•	0	,	Tr '	ייד	<u>ا</u> ت	D I	M	6	አ T	1		ጥሰ	פר		(2)	

< P.																	n	A	Τ	V	FC	٦,	7	7 F	}	7	236
< R F A													Т	F	P	N	n	Ą	ፐ	V	7	7	י ר	٦F	>	4	14
ŗ,ì																					F	٦,	٦ſ	1 F	ט	•	667
< 8 F A																					F(٦٦	۲,	11	,	•	563
< 8 F A																			T	V)	FC	۱, .	. (٦F	₹	•	11
< 9 F &																					P۲	τ.	٠ () F-	,	(987
< P F D																						י ד	י ר	ן ני	,	4	151
< P F N																					FC	י ד	, (7 F	}	C	9 P 7
< P F A																					F, C	٦,	٠,	۱۲	,	f	567
< 8 F A																					F	۲,	רו	۱,	,		563
-5.β - 1																					F, C	٠, ١	י ר	٦٢	>	f	567
.< R F A																					F" (• 7	٦,	٦F	,	C	563°
< P F A																					F (٠,	۲	۱F	>	4	151
< R F A	-																					7	1) F)	C	227
< ₽	7	3	>	P	Δ	S	S	F.	ח	,																	
< 8 F A													т	F.	₽	VI	n	ሽ	Т	V	FC	• 1	י ר	٦ ۴	i	ľ	14
< R F A	-																		ፐ	ν	F (, 1	3.0	٦F	5	۶	905
< P F M																						7	ר ר	n F	•	•	579
< 8 F A													Т	F.	P	ij	n	Δ	Т	ν	FC	7	ri	٦ ۴	₹	ı	4 4
. 1	2	H	>	Þ	Ā	S	s	F.	ח																		
< R																					F(רי	7 (J F	₹,	•	579

FATHED	PINS	:	MA 2	MAI	MAO
--------	------	---	------	-----	-----

<789> FATIFD IN PATTERN 6 AT VECTOR 579
FATIFD PINS : MAR MAD MAI MAD

<790> FATHED IN PATTERN C AT VECTOR 949
___ATHED PINS : MA2_MA1_MA0

<791> FAILED IN PATTERN C AT VECTOR 917 FAILED PINS: MAD

<792> FATLED IN PATTERN O AT VECTOR 44 FAILED PINS: MAD

<793> FAILED IN PATTERN C AT VECTOR 901
FAILED PINS: MA2 MA1 MA0

<794> FAILED IN PATTERM 6 AT VECTOR 579 FAILED PINS: MAR MAD MAI MAD

<795> FAILED IN PATTERN O AT VECTOR 44
FAILED PINS: MAD

<796> FATHED IN PATTERN & AT VECTOR 859 FATHED PING : MAD

<797> FATLED IN PATTERN 6 AT VECTOR 579
FATLED PINS : MAR MAD MAI MAD

<798> FAILED IN PATTERN C AT VECTOR 853 FAILED PINS: MA2 MA1 MA0

** 799> FATHED IN PATTERN O AT VECTOR 22 FATHED PINS : MAI

<ROO> FAILED IN PATTERN O AT VECTOR 52
FAILED PINS: MAI

<RO1> FAILED IN PATTERN O AT VECTOR 30
FAILED PINS : MA1

<RO2> FAILED IN PATTERN O AT VECTOR 78
FAILED PINS : MAR

<803> FAILED IN PATTERN 0 AT VECTOR 92
FAILED PINS : MAR

<R04> FAILED IN PATTERN 0 AT VECTOR 44
FAILED PINS : MAO

< ROS> PASSED

<RO6> FATLED IN PATTERN 0 AT VECTOR 188
FATLED PINS : MA2 MA1 MA0

<RO7> FAILED IN PATTERN O AT VECTOR 44
AILED PINS: MAO

<808> PASSED

<pre><830> FAILED IN PATTERN C AT VECTOR FAILED PINS : MA2 MA1 MAO</pre>	757
<pre><r31> FAILED IN PATTERN O AT VECTOR FAILED PINS: MA3</r31></pre>	7 A
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	44
CHRRS PAILED IN PATTERN C AT VECTOR FAILED PINS: MAR MAD MAI MAD	709
<pre><r34> FAILED IN PATTERN 6 AT VECTOR FAILED PINS : MA3 MA2 MA1 MA0</r34></pre>	579
<pre><835> FAILED IN PATTERN O AT VECTOR FAILED PINS : MA2</pre>	30
<pre><r36> FAILED IN PATTERN O AT VECTOR FAILED PINS: MAO</r36></pre>	44
<pre><p37> FAILED IN PATTERN 0 AT VECTOR FAILED PINS: "%2"</p37></pre>	7 0
<prrs passed<="" td=""><td></td></prrs>	
CRESS FAILED IN PATTERN O AT VECTOR FAILED PINS: MAD	44
<pre><840> FAILED IN PATTERN 0 AT VECTOR ATTER PINS: MAD</pre>	308
- <r41> FAILED IN PATTERN & AT VECTOR FAILED PINS : MAG</r41>	859
<pre><842> FAILED IN PATTERN O AT VECTOR FAILED DINS: MAO</pre>	44
<pre><r43> FATIED IN PATTERN () AT VECTOR FATIED PINS : MA2 MA1 MA0</r43></pre>	164
<pre><r44> FAILED IN PATTERN 6 AT VECTOR FAILED PINS : MA2 MA1 MA0</r44></pre>	131
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	44
<pre><846> FAILED IN PATTERN 0 AT VECTOR FAILED PINS : MAO</pre>	260
CR47> FAILED IN PATTERN A AT VECTOR FAILED PINS: MA3 MA2 MA1 MAO	451
<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	987
CR49> FAILED IN PATTERN 9 AT VECTOR FAILED PINS: MAR MAP MAI MAD	667

) ---

3.7_ 27

<850> FAILED IN PATTERN R AT VECTOR 563 FATHED PINS : MAR MAP MAY MAN <851> FAILED IN PATTERN O AT VECTOR FATUED PINS : MAB .852> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAR <R53> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAR <854> FATLED IN PATTERN O AT VECTOR FATLED PINS : MAR <R55> FAILED IN PATTERN O AT VECTOR FATLED PINS : MA2 <RSA> FAILED IN PATTERN O AT VECTOR FAILED PINS : MAZ <857> FAILFO IN PATTERN O AT VECTOR FATIFD PINS : MAD PATIFD PINS : MAD <859> FAITHED IN PATTERS O AT VECTOR FATUED PINS : MAD - < REO > FAITED IN PATTERN O AT VECTOR ATTED PINS : MA2 · < 961> FAILED IN PATTERN 6 AT VECTOR 579 FATIFO PINS : MAR MAR MAN <R62> FAILED IN PATTERN & AT VECTOR FATTED PINS : MA2 <R63> FAILED IN PATTERN O AT VECTOR FATIFD PINS : MA1 <P64> FAITHED IN PATTERN O AT VECTOR FATHED PINS : V 7 1 <R65> FAILED IN PATTERN 9 AT VECTOR 835 FATLED PINS : MAS MAD MAT MAN <R66> FAILED TH PATTERN 6 AT VECTOR 579 FATLED PINS : " MAR MAD MAI MAN <867> FAILED IN PATTERN O AT VECTOR FATLED PINS : MA1 <R68> FAILED IN PATTERN O AT VECTOR FATIFD PINS : MAT KREAS EXILED IN PATTERN O AT VECTOR FAILED PINS : MA1

and the second of the second

<R70> FAILED IN PATTERN O AT VECTOR 70
FAILED PINS : MAI

<R71> FAILED IN PATTERN O AT VECTOR 20
FAILED PINS : MAO

<R72> FAILED IN PATTERN O AT VECTOR 52
FAILED PINS : MAO

<R73> FAILED IN PATTERN O AT VECTOR 30
FAILED PINS : MAO

<R74> FAILED IN PATTERN O AT VECTOR 22
FAILED PINS : MAO

TTMF: 15:34:59